- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375864 > FMS7401LVN (FAIRCHILD SEMICONDUCTOR CORP) Digital Power Controller PDF資料下載
參數(shù)資料
| 型號： | FMS7401LVN |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Digital Power Controller |
| 中文描述： | 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP8 |
| 封裝： | PLASTIC, DIP-8 |
| 文件頁數(shù)： | 21/80頁 |
| 文件大小： | 1535K |
| 代理商： | FMS7401LVN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
PRODUCT SPECIFICATION
FMS7401/7401L
REV. 1.0.2 6/23/04
21
Table 7. ADCNTRL2 Register Bit Definitions
4.2
The ADC circuit may be configured to convert analog voltages with a conversion cycle time determined by the ADC clock
(F
ADCLK
) and the ASPEED bits of the ADCNTRL2 register. Refer to the following
ADC Conversion Clock Configuration
section for details. By default, the ADC circuit performs a conversion with every trigger initiated by software setting the
ASTART bit of the ADCNTRL1 register to 1. The ADC circuit may also be configured to perform a conversion automatically
(using the gated auto-sampling mode) with every active (on) edge of the PWM Timer 1 ADSTROBE output signal. Refer to the
following
ADC Gated Auto-sampling Mode
section for details.
ADC Conversion Modes
Before any ADC conversion triggers are issued (by software or automatically) software must configure the voltage reference
(V
AREF
) and analog input channel appropriately. This is done by programming the REFSEL and ACHSEL bits of the
ADCNTRL1 register. If using the internal Autozero Amplifier, Uncommitted Amplifier, and Current Source Generator circuits
in the application, software must also configure and enable the desired circuits. Lastly, the F
ADCLK
must be configured to
improve the ADC conversion accuracy.
When performing an ADC conversion where software triggers the conversion, the ASTART bit of the ADCNTRL1 register
remains high (1) symbolizing that a conversion is in progress. The ADC conversion is divided in two phases lasting a total of
13 conversion clock cycles. However, an autozero ADC conversion lasts a total of 20 conversion clock cycles. Refer to the fol-
lowing
Autozero Amplifier
section for details. In the first phase of a standard conversion, occupying the first four conversion
cycles, the ADC circuit performs a sample and hold operation to measure fast changing analog signals before converting the
input voltage. The second phase, occupying the last nine cycles, converts the analog input voltage to an 8-bit digital value and
stores it in the ADATA register for easy access by software. Once the converted value is stored in ADATA, the APND bit is trig-
gered and ASTART bit is cleared (symbolizing completion of the conversion cycle). Software cannot rely on the APND bit for
ADCNTRL2 Register (addr. 0xA0)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
REFBY2
COMPSEL
ENAMP
ENDAS
ASPEED[1:0]
ENIS
GAIN
Bit
Description
REFBY2
Used to divide the reference clock for the PLL and digital filter of the Programmable Comparator circuit. Refer to the
Clock
Circuit
section of the datasheet for details.
(0) F
RCLK2
=F
RCLK1
(1) F
RCLK2
=F
RCLK1
/2
COMPSEL
(0) G4 is connected to the Programmable Comparator’s non-inverting input.
(1) G2 is connected to the Programmable Comparator’s non-inverting input.
ENAMP
(0) Disables the Uncommitted Amplifier (G6 and G7 are normal I/Os).
(1) Enables the Uncommitted Amplifier where G6/-A
IN
is the inverting input and G7/A
OUT
is the amplifier output. The
amplifier output (A
OUT
) is also the ACH5 input to the ADC’s analog mux.
ENDAS
(0) Enables the Standard ADC Conversion Mode where software must trigger an ADC conversion by setting the ASTART
bit of the ADCNTRL1 register.
(1) Enables the ADC Gated Auto-sampling Mode where PWM Timer 1’s ADSTROBE output to automatically triggers an
ADC conversion.
ASPEED[1:0]
(0) ADC conversion clock speed = F
ADCLK
(1) ADC conversion clock speed = F
ADCLK
/2
(2) ADC conversion clock speed = F
ADCLK
/4
(3) ADC conversion clock speed = F
ADCLK
/8
ENIS
(0) Disable Current Source Generator (G3 is a normal I/O).
(1) Enable Current Source Generator where G3/AIN1 sources the I
SRC
.
GAIN
(0) Disables the Autozero Amplifier (G4 is a normal I/O).
(1) Enables the Autozero Amplifier (with a gain of 16) where G4/AIN0 is its non-inverting input and SR_GND is it inverting
input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS7401LVN14 | Digital Power Controller |
| FMS7G10US60S | SWTCH ROLLER SPDT 20A SCRW TERM |
| FMS7G10US60 | SWTCH ROLLER SPDT 20A SOLD TERM |
| FMS7G15US60S | SWTCH LEVER SPDT 20A SCREW TERM |
| FMS7G15US60 | SWTCH ROLLER SPDT 20A SCRW TERM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS7401LVN14 | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| FMS7401LVN14_Q | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| FMS75X6 | 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜，導(dǎo)線 - 管理 >> 線槽，走線系統(tǒng) - 附件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關(guān)產(chǎn)品:Panduit 導(dǎo)管 H 型 高度:- 寬:4"（101.6mm） 長度:36.0"（914.4mm） 顏色:黑 其它名稱:298-HC4BL36 |
| FMS7857MTD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
| FMS7857MTDT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。