參數(shù)資料
型號(hào)： FMS7401LVN
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類： 微控制器/微處理器
英文描述： Digital Power Controller
中文描述： 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP8
封裝： PLASTIC, DIP-8
文件頁(yè)數(shù)： 22/80頁(yè)
文件大?。?/td> 1535K
代理商： FMS7401LVN
FMS7401/7401L
PRODUCT SPECIFICATION
22
REV. 1.0.2 6/23/04
this information because the APND bit may be triggered before the ASTART is automatically cleared. The ADC conversion
completion delay may occur when the F
ICLK
clock is slower than an ADC conversion clock cycle.
4.2.1 Analog Input Voltage and its 8-bit Digital Result
The relationship between the 8-bit digital value stored in the ADATA register and the analog input voltage is as follows:
V
ADC
is the 8-bit digital result of an ADC conversion.
V
ACH(x)
is the analog voltage applied to the selected input channel.
4.2.2 ADC Gated Auto-sampling Mode
The ADC circuit may be configured in Gated Auto-sampling Mode by setting the ENDAS bit of the ADCNTRL2 register.
When in Auto-sampling Mode, all ADC conversions are automatically triggered by the active (on) edge transition of the PWM
Timer 1’s ADSTROBE output signal.
2
If the period of the PWM ADSTROBE signal is less than the total ADC conversion
time, any triggers issued while a conversion is in progress (ASTART=1) are ignored. Once the trigger is detected, the ASTART
bit of the ADCNTRL1 register is set symbolizing that a conversion is in progress. The initial conversion phase, the sample and
hold or autozero (if GAIN=1), begins after a 1μS cycle delay.
7
Once all eight digital bits are determined and stored in the
ADATA register, the APND flag is set to trigger a hardware interrupt (if enabled) flagging software that the ADATA register has
been updated with the ADC conversion results. Once all phases of the ADC conversion cycle completes, the ASTART bit is
then automatically cleared by the ADC circuit. Since software cannot change the ADC circuit configuration while an ADC con-
version is in progress, the ASTART bit must be monitored to determine when the conversion cycle completes. Software cannot
rely on the APND bit for this information because the APND bit may be triggered before the ASTART is automatically cleared.
The ADC conversion completion delay may occur when the F
ICLK
clock is slower than an ADC conversion clock cycle.
4.2.3 ADC Conversion Clock Configuration
The ADC conversion clock (F
ADCLK
) is sourced either by the device’s main system instruction clock (F
ICLK
) or the PWM Timer
1’s clock (F
T1CLK
) depending on the ADC circuit’s operating mode. If the standard ADC conversion mode is selected, the ADC
circuit is automatically configured to source the F
ADCLK
clock by the F
ICLK
clock. If the ADC Conversion Auto-sampling Mode
is selected, the ADC circuit is automatically configured to source the F
ADCLK
clock by the F
T1CLK
clock to synchronize the ADC
conversions with the active (on) edge of the PWM Timer 1 ADSTROBE output signal.
2
When in standard ADC conversion mode, the ASPEED[1:0] bits of the ADCNTRL2 register may be used to slow the total con-
version time improving the ADC conversion accuracy. However, if the F
ICLK
clock is sourced by the PLL’s F
(FS=0)
output (when
FMODE=1) the F
ADCLK
will clock eight times faster than the proper conversion rate (1μS cycle time). The F
ADCLK
clock must
then be divided by setting the ASPEED[1:0]=3 divide factor to yield a F
ADCLK
/8 conversion clock cycle. Otherwise, software
may temporarily clear FMODE returning the conversion cycle to its proper frequency and free the ASPEED bits to be used to
improve the conversion accuracy. In addition, if the internal oscillator is trimmed to its upper F
OSC
frequency and it is sourcing
the F
ICLK
clock, the ASPEED[1:0]=1 divided factor must be selected to yield a F
ADCLK
/2 conversion clock cycle.
8
A greater
divide factor may still be selected by setting the ASPEED[1:0]>1.
When in ADC Conversion Auto-sampling Mode, the ADC circuit automatically configures the F
ADCLK
clock to be sourced by
the F
T1CLK
clock so that the ADC conversions may be synchronized with the active (on) edge of the ADSTROBE signal. How-
ever, the F
T1CLK
clock is first sent into a special divide circuit which evaluates its configuration to determine the divide factor
needed to yield the proper F
ADCLK
conversion rate (1μS cycle time). The FMODE, FSEL, and FS bits of the PSCALE register
are evaluated so that the divide circuit applies the appropriate divide factor to the F
T1CLK
clock (the PS bits do not apply). The
ASPEED[1:0] bits of the ADCNTRL2 register may be used to slow the total conversion time improving the ADC conversion
V
ADC
V
AREF
--------------------
255
×
=
相關(guān)PDF資料
PDF描述
FMS7401LVN14 Digital Power Controller
FMS7G10US60S SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G10US60 SWTCH ROLLER SPDT 20A SOLD TERM
FMS7G15US60S SWTCH LEVER SPDT 20A SCREW TERM
FMS7G15US60 SWTCH ROLLER SPDT 20A SCRW TERM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FMS7401LVN14 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
FMS7401LVN14_Q 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
FMS75X6 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜，導(dǎo)線 - 管理 >> 線槽，走線系統(tǒng) - 附件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關(guān)產(chǎn)品:Panduit 導(dǎo)管 H 型 高度:- 寬:4"（101.6mm） 長(zhǎng)度:36.0"（914.4mm） 顏色:黑 其它名稱:298-HC4BL36
FMS7857MTD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver
FMS7857MTDT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*