- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296050 > GS82032AT-4I (GSI TECHNOLOGY) 64K X 32 CACHE SRAM, 10 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS82032AT-4I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 64K X 32 CACHE SRAM, 10 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 20/22頁(yè) |
| 文件大小： | 750K |
| 代理商： | GS82032AT-4I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)
GS82032AT-180/166/150/133/100/66/4/5/6
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.13 1/2009
7/22
2000, GSI Technology
Synchronous Truth Table
Operation
Address
Used
State
Diagram
Key5
E1
E2
ADSP ADSC
ADV
W3
DQ4
Deselect Cycle, Power Down
None
X
H
X
L
X
High-Z
Deselect Cycle, Power Down
None
X
L
F
L
X
High-Z
Deselect Cycle, Power Down
None
X
L
F
H
L
X
High-Z
Read Cycle, Begin Burst
External
R
L
T
L
X
Q
Read Cycle, Begin Burst
External
R
L
T
H
L
X
F
Q
Write Cycle, Begin Burst
External
W
L
T
H
L
X
T
D
Read Cycle, Continue Burst
Next
CR
X
H
L
F
Q
Read Cycle, Continue Burst
Next
CR
H
X
H
L
F
Q
Write Cycle, Continue Burst
Next
CW
X
H
L
T
D
Write Cycle, Continue Burst
Next
CW
H
X
H
L
T
D
Read Cycle, Suspend Burst
Current
X
H
F
Q
Read Cycle, Suspend Burst
Current
H
X
H
F
Q
Write Cycle, Suspend Burst
Current
X
H
T
D
Write Cycle, Suspend Burst
Current
H
X
H
T
D
Notes:
1. X = Don’t Care, H = High, L = Low
2. E = T (True) if E2 = 1 and E3 = 0; E = F (False) if E2 = 0 or E3 = 1
3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding
4. G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown
as “Q” in the Truth Table above).
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish
basic synchronous or synchronous burst operations and may be avoided for simplicity.
6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See BOLD items above.
7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8342S36AE-200S | 1M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| GS880Z18CT-250IVT | 512K X 18 ZBT SRAM, QFP100 |
| GSIB6A20 | 2.8 A, 200 V, SILICON, BRIDGE RECTIFIER DIODE |
| GT25C32-2UDLI-TR | 4K X 8 SPI BUS SERIAL EEPROM, DSO8 |
| GT3020/L2C-B45562C4CB2/2T | SINGLE COLOR LED, COOL WHITE, 2.7 mm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS82032AT5 | 制造商:GSI Technology 功能描述: |
| GS82032AT-5 | 制造商:GSI Technology 功能描述: |
| GS82032AT-5I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS82032AT-5IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| GS82032AT-5T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。