參數(shù)資料
型號: GS8641Z18GF-167T
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 4M X 18 ZBT SRAM, 8 ns, PBGA165
封裝: 1 MM PITCH, LEAD FREE, FBGA-165
文件頁數(shù): 1/32頁
文件大?。?/td> 776K
代理商: GS8641Z18GF-167T
Product Preview
GS8641Z18/32/36F-300/250/200/167
72Mb Pipelined and Flow Through
Synchronous NBT SRAM
300 MHz–167 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.01 3/2005
1/32
2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
User-configurable Pipeline and Flow Through mode
NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization
Fully pin-compatible with both pipelined and flow through
NtRAM, NoBL and ZBT SRAMs
IEEE 1149.1 JTAG-compatible Boundary Scan
2.5 V or 3.3 V +10%/–10% core power supply
LBO pin for Linear or Interleave Burst mode
Pin-compatible with4Mb, 9Mb, 18Mb, and 36Mb devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
ZZ pin for automatic power-down
JEDEC-standard 165-bump FP-BGA package
Pb-Free 165-bump BGA package available
Functional Description
The GS8641Z18/32/36F is a 72Mbit Synchronous Static
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or
other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable, ZZ and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8641Z18/32/36F may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising-edge-triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8641Z18/32/36F is implemented with GSI's high
performance CMOS technology and is available in JEDEC-
standard 165-bump FP-BGA package.
Parameter Synopsis
-300
-250
-200
-167
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.3
3.3
2.5
4.0
3.0
5.0
3.5
6.0
ns
Curr (x18)
Curr (x32/x36)
400
480
340
410
290
350
260
305
mA
Flow
Through
2-1-1-1
tKQ
tCycle
5.5
6.5
7.5
8.0
ns
Curr (x18)
Curr (x32/x36)
285
330
245
280
220
250
210
240
mA
相關(guān)PDF資料
PDF描述
GS8642V18E-250 4M X 18 CACHE SRAM, 6.5 ns, PBGA165
GS8642ZV36GB-167IT 2M X 36 ZBT SRAM, 8 ns, PBGA119
GS864418GE-225IV 4M X 18 CACHE SRAM, 6.5 ns, PBGA165
GS8644V18GE-150 4M X 18 CACHE SRAM, 7.5 ns, PBGA165
GS8662S36BD-300I 2M X 36 STANDARD SRAM, 0.45 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8641Z18GF-300 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,300MHZ,5.5 - Trays
GS8641Z32GF-250 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,250MHZ,6.5 - Trays
GS8641Z36GF-167 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,167MHZ,8NS - Trays
GS8641Z36GF-200 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,200MHZ,7.5 - Trays
GS8641Z36GF-250 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,250MHZ,6.5 - Trays