參數(shù)資料
型號: GS8641Z18GF-167T
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 4M X 18 ZBT SRAM, 8 ns, PBGA165
封裝: 1 MM PITCH, LEAD FREE, FBGA-165
文件頁數(shù): 4/32頁
文件大小: 776K
代理商: GS8641Z18GF-167T
GS8641Z18/32/36F-300/250/200/167
Product Preview
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 3/2005
12/32
2004, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Note:
Thereis a pull-up device onthe FT pin and a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate
in the default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
FLXDrive Output Impedance Control
ZQ
L
High Drive (Low Impedance)
H or NC
Low Drive (High Impedance)
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料
PDF描述
GS8642V18E-250 4M X 18 CACHE SRAM, 6.5 ns, PBGA165
GS8642ZV36GB-167IT 2M X 36 ZBT SRAM, 8 ns, PBGA119
GS864418GE-225IV 4M X 18 CACHE SRAM, 6.5 ns, PBGA165
GS8644V18GE-150 4M X 18 CACHE SRAM, 7.5 ns, PBGA165
GS8662S36BD-300I 2M X 36 STANDARD SRAM, 0.45 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8641Z18GF-300 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,300MHZ,5.5 - Trays
GS8641Z32GF-250 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,250MHZ,6.5 - Trays
GS8641Z36GF-167 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,167MHZ,8NS - Trays
GS8641Z36GF-200 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,200MHZ,7.5 - Trays
GS8641Z36GF-250 制造商:GSI Technology 功能描述:72MB NBT SRAM PIPELINE/FLOWTHROUGH,PB-FREE 165BGA,250MHZ,6.5 - Trays