參數(shù)資料
型號(hào)： GS8644V18B
廠商： GSI TECHNOLOGY
英文描述： 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
中文描述： 4米× 18，200萬(wàn)× 36，100萬(wàn)× 72 72Mb的S /雙氰胺同步突發(fā)靜態(tài)存儲(chǔ)器
文件頁(yè)數(shù)： 29/40頁(yè)
文件大?。?/td> 843K
代理商： GS8644V18B
Product Preview
GS8644V18(B/E)/GS8644V36(B/E)/GS8644V72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 11/2004
29/40
2003, GSI Technology
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is
loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and
I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and
are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because
the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents
while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will
not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the
TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP
operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then
places the boundary scan register between the TDI and TDO pins.
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
1
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
1
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
1
1
1
相關(guān)PDF資料
PDF描述
GS8644V18B-133 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V18B-133I 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V18B-150 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V18B-150I 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V18B-166 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8644V18B-133 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 4MX18 8.5NS/3.5NS 119FBGA - Trays
GS8644V18B-133I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 4MX18 8.5NS/3.5NS 119FBGA - Trays
GS8644V18B-150 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 4MX18 7.5NS/3.3NS 119FBGA - Trays
GS8644V18B-150I 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V18B-166 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*