List of Figures
MC68HC908AT32
—
Rev. 2.0
General Release Specification
MOTOROLA
List of Figures
35
L
G
R
Figure
Title
Page
27-1
27-2
27-3
27-4
27-5
27-6
27-7
27-8
27-9
27-10
27-11
27-12
27-13
27-14
27-15
27-16
27-17
27-18
Port A Data Register (PTA) . . . . . . . . . . . . . . . . . . . . . . . .498
Data Direction Register A (DDRA) . . . . . . . . . . . . . . . . . . .499
Port A I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .499
Port B Data Register (PTB) . . . . . . . . . . . . . . . . . . . . . . . .501
Data Direction Register B (DDRB) . . . . . . . . . . . . . . . . . . .502
Port B I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .502
Port C Data Register (PTC) . . . . . . . . . . . . . . . . . . . . . . . .504
Data Direction Register C (DDRC). . . . . . . . . . . . . . . . . . .505
Port C I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .506
Port D Data Register (PTD) . . . . . . . . . . . . . . . . . . . . . . . .507
Data Direction Register D (DDRD). . . . . . . . . . . . . . . . . . .508
Port D I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .509
Port E Data Register (PTE) . . . . . . . . . . . . . . . . . . . . . . . .510
Data Direction Register E (DDRE) . . . . . . . . . . . . . . . . . . .512
Port E I/O Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .513
Data Direction Register E (DDRE) . . . . . . . . . . . . . . . . . . .514
Data Direction Register F (DDRF) . . . . . . . . . . . . . . . . . . .515
Port F I/O Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .515
28-1
28-2
28-3
28-4
28-5
28-6
28-7
28-8
BDLC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .520
BDLC Operating Modes State Diagram . . . . . . . . . . . . . . .522
BDLC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .525
BDLC Rx Digital Filter Block Diagram . . . . . . . . . . . . . . . .526
J1850 Bus Message Format (VPW). . . . . . . . . . . . . . . . . .528
J1850 VPW Symbols with Nominal Symbol Times . . . . . .532
J1850 VPW Received Passive Symbol Times. . . . . . . . . .535
J1850 VPW Received Passive
EOF and IFS Symbol Times . . . . . . . . . . . . . . . . . . . . .536
J1850 VPW Received Active Symbol Times . . . . . . . . . . .537
J1850 VPW Received BREAK Symbol Times . . . . . . . . . .538
J1850 VPW Bitwise Arbitrations. . . . . . . . . . . . . . . . . . . . .539
BDLC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .540
BDLC Protocol Handler Outline . . . . . . . . . . . . . . . . . . . . .541
BDLC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . .546
BDLC Analog and Roundtrip Delay Register (BARD) . . . .546
BDLC Control Register 1 (BCR1). . . . . . . . . . . . . . . . . . . .548
28-9
28-10
28-11
28-12
28-13
28-14
28-15
28-16
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.