- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371784 > HCTL-2022 Quadrature Decoder/Counter Interface ICs PDF資料下載
參數(shù)資料
| 型號(hào)： | HCTL-2022 |
| 元件分類： | 通用總線功能 |
| 英文描述： | Quadrature Decoder/Counter Interface ICs |
| 中文描述： | 正交解碼器/計(jì)數(shù)器接口芯片 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大小： | 302K |
| 代理商： | HCTL-2022 |
5
Functional Pin Description
Table 4. Functional Pin Descriptions.
Symbol
Pin
Description
HCTL
2032/
2032-SC
1
18
5
15
16
14
13
17
19
12
11
HCTL
2022
V
DD
V
SS
CLK
CHA
X
CHA
Y
CHB
X
CHB
Y
CHI
X
CHI
Y
RSTNX
RSTNY
1
12
3
10
NC
9
NC
11
NC
8
NC
Power Supply
Ground
CLK is a Schmitt-trigger input for the external clock signal.
CHA
X
, CHA
Y
, CHB
X
, and CHB
Y
are Schmitt-trigger inputs that accept the outputs from
a quadrature-encoded source, such as incremental optical shaft encoder. Two
channels, A and B, nominally 90 degrees out of phase, are required. CHA
X
and CHB
X
are the 1
st
axis and CHA
Y
and CHB
Y
are the 2
nd
axis.
CHI
X
and CHI
Y
are Schmitt-trigger inputs that accept the outputs of Index channel
from an incremental optical shaft encoder.
This active low Schmitt-trigger input clears the internal position counter and the
position latch. It also resets the inhibit logic. RST
X
/ and RST
Y
/ are asynchronous with
respect to any other input signals. RST
X
/ is to reset the 1
st
axis counter and RST
Y
/ is
to reset the 2
nd
axis counter.
This CMOS active low input enables the tri-state output buffers. The OE/, SEL1, and
SEL2 inputs are sampled by the internal inhibit logic on the falling edge of the clock to
control the loading of the internal position data latch.
These CMOS inputs directly controls which data byte from the position latch is
enabled into the 8-bit tri-state output buffer. As in OE/ above, SEL
1
and SEL
2
also
control the internal inhibit logic.
SEL1
SEL2
MSB
0
1
D4
1
1
0
0
1
0
OEN
7
5
SEL1
SEL2
6
26
4
17
EN1
EN2
2
3
NC
NC
These CMOS control pins are set to high or low to activate the selected count mode
before the decoding begins.
X/Y
32
NC
Select the 1
st
or 2
nd
axis data to be read. Low bit enables the 1
st
axis data, while high
bit enables the 2
nd
axis data.
A pulse is presented on this LSTTL-compatible output when the quadrature decoder
(4x/2x/1x) has detected a state transition. CNTDEC
X
is for 1
st
axis and CNTDEC
Y
is
for 2
nd
axis.
This LSTTL-compatible output allows the user to determine whether the IC is
counting up or down and is intended to be used with the CNTDEC
and CNTCAS
outputs. The proper signal U (high level) or D/ (low level) will be present before the
rising edge of the CNTDEC and CNTCAS outputs.
CNTDEC
X
CNTDEC
Y
27
28
NC
NC
U/Dx
U/Dy
8
9
6
NC
BYTE SELECTED
2ND
3RD
LSB
D3
D2
D1
Count Modes
2x
Illegal Mode
On
EN1
0
1
0
1
EN2
0
0
1
1
4x
1x
On
On
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCTL-2032 | Quadrature Decoder/Counter Interface ICs |
| HCTL-2032-SC | Quadrature Decoder/Counter Interface ICs |
| HCTS00D | Radiation Hardened Quad 2-Input NAND Gate |
| HCTS00HMSR | Radiation Hardened Quad 2-Input NAND Gate |
| HCTS00DMSR | Radiation Hardened Quad 2-Input NAND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCTL-2032 | 功能描述:接口 - 專用 Decoder/Counter RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59 |
| HCTL-2032-SC | 功能描述:接口 - 專用 Decoder/Counter RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59 |
| HCTL-2032-SCT | 制造商:Avago Technologies 功能描述:QUADRATURE DECODER/ COUNTER INTRFC IC 32PIN - Tape and Reel |
| HCT-L-R5A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| HCT-L-R5B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。