- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370470 > HD66325A (Hitachi,Ltd.) 64-level Grayscale Driver for the TFT Liquid Crystal Display for XGA Systems(高品質(zhì)TFT LCD的64級灰度驅(qū)動器) PDF資料下載
參數(shù)資料
| 型號： | HD66325A |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 64-level Grayscale Driver for the TFT Liquid Crystal Display for XGA Systems(高品質(zhì)TFT LCD的64級灰度驅(qū)動器) |
| 中文描述： | 64級灰度驅(qū)動的TFT液晶顯示技術(shù)的XGA系統(tǒng)（高品質(zhì)TFT液晶顯示器的64級灰度驅(qū)動器） |
| 文件頁數(shù)： | 6/28頁 |
| 文件大?。?/td> | 142K |
| 代理商： | HD66325A |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
HD66325A
6
Pin Functions
Table 1 Pin Functions
Signal Name
Quantity
Input/Output
Function
V
LCD
1
Power supply
+
–
+
–
V
LCD
– GND: Driver-circuit power supply
V
CC
– GND: Logic-circuit power supply
GND
V
CC
V
LCD
V
CC
GND
1
Power supply
2
Power supply
V9 to V5
5
Power supply
Reference power supply for generating the liquid-crystal
application voltage. Supply a voltage in the range VLCD/2 to
VLCD to pins V0–V4, and a voltage in the range GND to
VLCD/2 to pins V5–V9.
V4 to V0
5
CL1
1
Input
Data of one line is transferred to the latch when the high
level of this clock is latched at the CL2 rising edge, and the
liquid-crystal application voltage is output at the CL1 falling
edge. The output during the high level is in the high-
impedance state. One pulse must be input for each
horizontal period.
CL2
1
Input
Display data is latched at the rising edge of this clock.
After the start pulse input, the start pulse output goes high at
the rising edge of the 64th clock, and this becomes the start
pulse of the next-stage driver. The 65th clock of the first-
stage driver is the start-pulse latch clock of the next-stage
driver.
After the start pulse input, display data latching is halted
automatically after 66 clock pulses are input.
At least two CL2 clocks must be input during the high-level
period of CL1.
POL1
POL2
2
Input
Data-polarity inversion signal to reduce power consumption
of data bus lines in the interface.
When POL1/POL2 is high, display data is inverted in the
driver.
When POL1/POL2 is low, display data is input without being
inverted in the driver.
POL1: D0j to D2j control, POL2: D3j to D5j control
D55 to D50
D45 to D40
D35 to D30
D25 to D20
D15 to D10
D05 to D00
36
Input
Inputs 6-bit (grayscale data)
×
6-pixel display data.
Di0 is the LSB, and Di5 the MSB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD66326T | Multiscan XGA/SXGA High-Quality 64-Gradation TFT Liquid Crystal Driver(TFT LCD驅(qū)動器) |
| HD66330T | 64-Level Gray Scale Driver for TFT Liquid Crystal Display(TFT LCD的64級灰度驅(qū)動器) |
| HD66350T | 256-level Grayscale TFT for XGA/SXGA/UXGA Systems(高品質(zhì)TFT LCD的256級灰度驅(qū)動器) |
| HD66410 | RAM-Provided 128-Channel Driver for Dot-Matrix Graphic LCD(點陣圖形LCD128通道驅(qū)動器) |
| HD66420 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD66326T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD66330T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD66330TA0 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD66339 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| HD66410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。