- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66350T (Hitachi,Ltd.) 256-level Grayscale TFT for XGA/SXGA/UXGA Systems(高品質TFT LCD的256級灰度驅動器) PDF資料下載
參數(shù)資料
| 型號： | HD66350T |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 256-level Grayscale TFT for XGA/SXGA/UXGA Systems(高品質TFT LCD的256級灰度驅動器) |
| 中文描述： | 256級灰度的TFT為吋XGA / SXGA /的UXGA系統(tǒng)（高品質TFT液晶顯示器的256級灰度驅動器） |
| 文件頁數(shù)： | 6/30頁 |
| 文件大?。?/td> | 147K |
| 代理商： | HD66350T |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
HD66350T
6
Pin Functions
Table 1 Pin Functions
Signal Name
Quantity
Input/Output
Function
V
LCD
1
Power supply
+
–
+
–
V
LCD
– GND: Driver-circuit power supply
V
CC
– GND: Logic-circuit power supply
GND
V
CC
V
LCD
V
CC
GND/AGND
1
Power supply
2
Power supply
V9 to V5
5
Power supply
Reference power supply for generating the liquid-crystal
application voltage. Supplies a voltage in the range VLCD/2
+ 0.5 to VLCD – 0.1 V to pins V0–V4, and a voltage in the
range 0.1 V to VLCD/2 – 0.5 to pins V5–V9.
V4 to V0
5
CL1
1
Input
Data of one line is transferred to the latch at the rising edge
of this clock, and the liquid-crystal application voltage is
output at the falling edge. One pulse must be input in each
horizontal period.
CL2
1
Input
Display data is latched at the rising edge of this clock.
For the 384-output LSIs, after the start pulse input, the start
pulse output goes high at the rising edge of the 63rd (66th)
clock, and this becomes the start pulse of the next-stage
driver. The 65th (68th) clock of the first-stage driver is the
start-pulse latch clock of the next-stage driver.
After the start pulse input, display data latching is halted
automatically when 66 (69) clock pulses are input.
(Values in parentheses are for the 402-output LSIs.)
POL1, POL2
1
Input
Data-polarity inversion signal to reduce power consumption
of data bus lines in the interface.
When POL1 or POL2 is high, display data is inverted in the
driver. When POL1 or POL2 is low, display data is input
without inversion in the driver.
The POL1 signal controls the polarity of 24 data (D00 to
D27). The POL2 signal controls the polarity of 24 data (D30
to D57).
When POL1 or POL2 is not used, this pin must be either
high or low.
D57 to D50,
D47 to D40,
D37 to D30,
D27 to D20,
D17 to D10,
D07 to D00
48
Input
Inputs 8-bit (grayscale data)
×
6-pixel display data.
Dx0 is the LSB, and Dx7 is the MSB.
相關PDF資料 |
PDF描述 |
|---|---|
| HD66410 | RAM-Provided 128-Channel Driver for Dot-Matrix Graphic LCD(點陣圖形LCD128通道驅動器) |
| HD66420 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66420TA0 | LCD Display Driver |
| HD66421 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66421TB0 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD66410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD66420 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66420TA0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:LCD Display Driver |
| HD66421 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66421TB0 | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。