- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66760 (Hitachi,Ltd.) 104 X 80-dot Graphics LCD Controller/Driver for 256 Colors PDF資料下載
參數(shù)資料
| 型號(hào)： | HD66760 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 104 X 80-dot Graphics LCD Controller/Driver for 256 Colors |
| 中文描述： | 104 × 80點(diǎn)圖形LCD控制器/驅(qū)動(dòng)器的256色 |
| 文件頁數(shù)： | 41/105頁 |
| 文件大?。?/td> | 653K |
| 代理商： | HD66760 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
HD66760
41
Parallel Data Transfer
16-bit Bus Interface
Setting the IM2-0 (interface mode) to the GND/GND/GND level allows 68-system E-clock-synchronized 16-
bit parallel data transfer. Setting the IM2-0 to the GND/Vcc/GND level allows 80-system 16-bit parallel data
transfer. When the number of buses or the mounting area is limited, use an 8-bit bus interface.
CSn
*
A1
HWR
*
(RD
*
)
D1
CS
*
RS
WR
*
(RD
*
)
DB15–DB0
H8/2245
HD66760
16
Figure 26 Interface to 16-bit Microcomputer
8-bit Bus Interface
Setting the IM2-0 (interface mode) to the GND/GND/Vcc level allows 68-system E-clock-synchronized 8-bit
parallel data transfer using pins DB15-DB8. Setting the IM2-0 to the GND/Vcc/Vcc level allows 80-system
8-bit parallel data transfer. The 16-bit instructions and RAM data are divided into eight upper/lower bits and
the transfer starts from the upper eight bits. Fix unused pins DB7-DB0 to the Vcc or GND level. Note that
the upper bytes must also be written when the index register is written to.
CSn
*
A1
HWR
*
(RD
*
)
D1
CS
*
RS
WR
*
(RD
*
)
DB15–DB8
DB7–0
H8/2245
HD66760
8
8
GND
Figure 27 Interface to 8-bit Microcomputer
Note:
Transfer synchronization function for an 8-bit bus interface
The HD66760 supports the transfer synchronization function which resets the upper/lower counter to
count upper/lower 8-bit data transfer in the 8-bit bus interface. Noise causing transfer mismatch
between the eight upper and lower bits can be corrected by a reset triggered by consecutively writing
a 00H instruction four times. The next transfer starts from the upper eight bits. Executing
synchronization function periodically can recover any runaway in the display system.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD66766R | 132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD667A66R | 132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD667B66R | 132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD66780FH | LAMPS, STACKABLE INDICATOR |
| HD66780FS | Dot Matrix Liquid Crystal Display Controller and Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD66765 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:396-channel Segment Driver with Internal RAM for 4096-color Displays |
| HD66765TB0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:396-channel Segment Driver with Internal RAM for 4096-color Displays |
| HD66766 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current cosumption is increased for stabilizing internal amplifier. Technical Update/Device |
| HD66766R | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:132 x 176-dot Graphics LCD Controller/Driver for 65K Colors |
| HD66773R | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:262,144-color, 132 x 176-dot Graphics Controller Driver for TFT LCD panels |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。