- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371813 > HI3-7153J-5 (HARRIS SEMICONDUCTOR) 8-Channel, 10-Bit High Speed Sampling A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | HI3-7153J-5 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | 8-Channel, 10-Bit High Speed Sampling A/D Converter |
| 中文描述： | 8-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP40 |
| 文件頁(yè)數(shù)： | 13/17頁(yè) |
| 文件大小： | 977K |
| 代理商： | HI3-7153J-5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
13
HI-7153
The input voltage is first converted into a 5 bit result (plus
Out of Range information) by the flash converter. This flash
converter consists of an array of 33 auto-zeroed
comparators which perform a comparison between the input
voltage and subdivisions of the reference voltage. These
subdivisions of the reference voltage are formed by forcing
the reference voltage and its negative on the two ends of a
string of 32 resistors.
The 5 bit result of the first flash conversion is latched into the
upper five bits of double buffered latches. It is also converted
back into an analog signal by choosing the ladder voltage
which is closest to but less than the input voltage. The
selected voltage (VTAP) is then subtracted from the input
voltage. The residual is then amplified by a factor of 32 and
referenced to the negative reference voltage (VSCA =
32(VIN - VTAP) + V
REF-
). This subtraction and amplification
operation is performed by a Switched Capacitor amplifier
(SCA). The output of the SCA amplifier is between the
positive and negative reference voltages and can therefore
be digitized by the original 5 bit flash converter (second flash
conversion).
The 5 bit result of the second flash conversion is latched into
the lower five bits of double buffered latches. At the end of a
conversion, 10 bits of data plus an Out of Range bit are
latched into the second level of latches and can then be put
on the digital output pins.
The conversion takes place in three clock cycles and is
illustrated in Figure 2. When the conversion begins, the track
and hold goes into its hold mode for 1 clock cycle. During the
first half clock cycle the comparator array is in its auto-zero
mode and it samples the input voltage. During the second
half clock cycle, the comparators make a comparison
between the input voltage and the ladder voltages. At the
beginning of the third half clock cycle, the first most
significant 5 bit result becomes available. During the first
clock cycle, the SCA was sampling the input voltage. After
the first flash result becomes available and a ladder tap
voltage has been selected the SCA amplifies the residue
between the input and ladder tap voltages. During the next
three half clock cycles, while the SCA output is settling to its
required accuracy, the comparators go into their auto-zero
mode and sample this voltage. During the sixth half clock
cycle, the comparators perform another comparison whose
5 bit result becomes available on the next clock edge.
Reference Input
The reference input to the HI-7153 is buffered by a high
speed CMOS amplifier. The reference input range is 2.2V to
2.6V. The reference input voltage should be applied follow-
ing the application of V+ and V- supplies.
FIGURE 1. DETAILED BLOCK DIAGRAM
5 TO 32
DECODER
OVR
D9
DATA
OUTPUTS
D0
BUS
HBE
HOLD
RD
WR
CS
SMODE
CLK
EOC
L
O
BUS
CTRL
3
A
CONTROL
LOGIC
LATCH
AZ
33
AZ
LATCH
AZ
32
AZ
LATCH
AZ
1
AZ
LATCH
AZ
2
AZ
AZ
AZ
AZ
(-V
REF
)
V
REF
AG
A
IN0
A
IN1
A
IN2
A
IN3
A
IN4
A
IN5
A
IN6
A
IN7
(+V
REF
)
R
-
+
-
+
(AG)
R
REF (+)
AMP
REF (-)
AMP
SCAZ
SCAZ
SCAZ
-
+
-
+
32C
C
SCAZ
SCAZ
(-V
REF
)
-
+
HOLD
(AG)
HOLD
AMP
SWITCHED
CAP. AMP
C
H
TRACK
BUFFER
AMP
POWER SUPPLY
DISTRIBUTION
V+
V-
GND
DG
MUX DECODER
LATCHES
TEST
ALE
A0
A1
A2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI-7153 | 128 MACROCELL 3.3 VOLT ISP CPLD - NOT RECOMMENDED for NEW DESIGN |
| HI3-7153A-9 | 8-Channel, 10-Bit High Speed Sampling A/D Converter |
| HI3-DAC80V-7 | 12-Bit Digital-to-Analog Converter |
| HI3-DAC85V-9 | 12-Bit Digital-to-Analog Converter |
| HI3026JCQ | RELAY OPTOMOS SP-NO 150MA 4-SOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI3-7159A-5 | 功能描述:CONV A/D 5.5 DIGITIC MPU 28-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI3-7159A-5Z | 功能描述:IC ADC 5-1/2 DIGIT 28-PDIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI-3717 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:Single-Rail ARINC 717 Protocol IC with SPI Interface |
| HI-3717PCI | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:Single-Rail ARINC 717 Protocol IC with SPI Interface |
| HI-3717PCIF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:Single-Rail ARINC 717 Protocol IC with SPI Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。