- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8543 > HI5960IAZ-T (Intersil)CONV D/A 14BIT 130MSPS 28-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | HI5960IAZ-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | CONV D/A 14BIT 130MSPS 28-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 35ns |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 200mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 剪切帶 (CT) |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 130M |
| 其它名稱： | HI5960IAZ-TCT |
9
corresponding components should be located over the
digital ground plane and terminated to the digital ground
plane. The same is true for the analog components and the
analog ground plane. Consult Application Note 9853.
Noise Reduction
To minimize power supply noise, 0.1
F capacitors should be
placed as close as possible to the converter’s power supply
pins, AVDD and DVDD. Also, the layout should be designed
using separate digital and analog ground planes and these
capacitors should be terminated to the digital ground for
DVDD and to the analog ground for AVDD. Additional
filtering of the power supplies on the board is recommended.
Voltage Reference
The internal voltage reference of the device has a nominal
value of +1.2V with a
±60ppm/oC drift coefficient over the
full temperature range of the converter. It is recommended
that a 0.1
F capacitor be placed as close as possible to the
REFIO pin, connected to the analog ground. The REFLO pin
(16) selects the reference. The internal reference can be
selected if pin 16 is tied low (ground). If an external
reference is desired, then pin 16 should be tied high (the
analog supply voltage) and the external reference driven into
REFIO, pin 17. The full scale output current of the converter
is a function of the voltage reference used and the value of
RSET. IOUT should be within the 2mA to 20mA range,
though operation below 2mA is possible, with performance
degradation.
If the internal reference is used, VFSADJ will equal
approximately 1.2V (pin 18). If an external reference is used,
VFSADJ will equal the external reference. The calculation for
IOUT (Full Scale) is:
IOUT(Full Scale) = (VFSADJ/RSET) X 32.
If the full scale output current is set to 20mA by using the
internal voltage reference (1.2V) and a 1.91k
R
SET
resistor, then the input coding to output current will resemble
the following:
Outputs
IOUTA and IOUTB are complementary current outputs. The
sum of the two currents is always equal to the full scale
output current minus one LSB. If single ended use is
desired, a load resistor can be used to convert the output
current to a voltage. It is recommended that the unused
output be either grounded or equally terminated. The voltage
developed at the output must not violate the output voltage
compliance range of -0.3V to 1.25V. RLOAD (the impedance
loading each current output) should be chosen so that the
desired output voltage is produced in conjunction with the
output full scale current. If a known line impedance is to be
driven, then the output load resistor should be chosen to
match this impedance. The output voltage equation is:
VOUT = IOUT X RLOAD.
These outputs can be used in a differential-to-single-ended
arrangement to achieve better harmonic rejection. The
SFDR measurements in this data sheet were performed with
a 1:1 transformer on the output of the DAC (see Figure 1).
With the center tap grounded, the output swing of pins 21
and 22 will be biased at zero volts. The loading as shown in
Figure 1 will result in a 500mV signal at the output of the
transformer if the full scale output current of the DAC is set
to 20mA.
VOUT = 2 x IOUT x REQ, where REQ is ~12.5. Allowing the
center tap to float will result in identical transformer output,
however the output pins of the DAC will have positive DC
offset. Since the DAC’s output voltage compliance range is -
0.3V to +1.25V, the center tap may need to be left floating or
DC offset in order to increase the amount of signal swing
available. The 50
load on the output of the transformer
represents the spectrum analyzer’s input impedance.
TABLE 1. INPUT CODING vs OUTPUT CURRENT
INPUT CODE (D13-D0)
IOUTA (mA)
IOUTB (mA)
1111 11111 11111
20
0
1000 00000 00000
10
0000 00000 00000
0
20
PIN 21
PIN 22
100
HI5960
50
50
50
FIGURE 1.
IOUTB
IOUTA
VOUT = (2 x IOUT x REQ)V
REQ IS THE IMPEDANCE
LOADING EACH OUTPUT
SPECTRUM ANALYZER
50
REPRESENTS THE
HI5960
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1227CN8 | IC VIDEO CURRNT FEEDBCK AMP 8DIP |
| AD817ARZ-REEL7 | IC OPAMP LP HS 8-SOIC |
| AD818ARZ-REEL | IC VIDEO OPAMP LP 8-SOIC T/R |
| 1838420-3 | CONN MALE M12 5POS STR BLACK |
| LT6551CMS#TRPBF | IC AMP VIDEO QUAD 3.3V 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5960IB | 功能描述:IC DAC 14-BIT 130MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| HI5960IBZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14-BIT D/A 125MSPS 2 8LD IND TEMP RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| HI5960SOICEVAL1 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 HI5960 EVAL PL ATFORM PKG RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| HI5E | 制造商:HUBBELL 功能描述:JACK, HI-IMPACT,5E,UNI,YL |
| HI5E30AA | 制造商:Hubbell Premise Wiring 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。