- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8946 > HI5960IBZ (Intersil)CONV D/A 14BIT 130MSPS 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | HI5960IBZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 6/12頁 |
| 文件大小： | 0K |
| 描述： | CONV D/A 14BIT 130MSPS 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 設(shè)置時間： | 35ns |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 200mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 130M |
| 產(chǎn)品目錄頁面： | 1236 (CN2011-ZH PDF) |
3
Pin Descriptions
PIN NO.
PIN NAME
DESCRIPTION
1-14
D13 (MSB) Through
D0 (LSB)
Digital Data Bit 13, (Most Significant Bit) through Digital Data Bit 0, (Least Significant Bit).
15
SLEEP
Control Pin for Power-Down mode. Sleep Mode is active high; Connect to ground for Normal Mode. Sleep
pin has internal 20
A active pulldown current.
16
REFLO
Connect to analog ground to enable internal 1.2V reference or connect to AVDD to disable internal
reference.
17
REFIO
Reference voltage input if internal reference is disabled. Reference voltage output if internal reference is
enabled. Use 0.
1F cap to ground when internal reference is enabled.
18
FSADJ
Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full Scale Output
Current = 32 x VFSADJ/RSET.
19
COMP1
For use in reducing bandwidth/noise. Recommended: connect 0.1
F to AVDD.
21
IOUTB
The complimentary current output of the device. Full scale output current is achieved when all input bits
are set to binary 0.
22
IOUTA
Current output of the device. Full scale output current is achieved when all input bits are set to binary 1.
23
COMP2
Connect 0.1
F capacitor to ACOM.
24
AVDD
Analog Supply (+3V to +5V).
20, 25
ACOM
Connect to Analog Ground.
26
DCOM
Connect to Digital Ground.
27
DVDD
Digital Supply (+3V to +5V).
28
CLK
Clock Input. Input data to the DAC passes through the “master” latches when the clock is low and is
latched into the “master” latches when the clock is high. Data presented to the “slave” latch passes
through when the clock is logic high and is latched into the “slave” latches when the clock is logic low.
Adequate setup time must be allowed for the MSBs to pass through the thermometer decoder before the
clock goes high. This master-slave arrangement comprises an edge-triggered flip-flop, with the DAC
being updated on the rising clock edge. It is recommended that the clock edge be skewed such that setup
time is larger than the hold time.
HI5960
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADG3304BCBZ-REEL7 | IC XLATOR 4CH 1.2/5.5V 12-WLCSP |
| VI-J0K-MZ-F2 | CONVERTER MOD DC/DC 40V 25W |
| VI-J0K-MZ-F1 | CONVERTER MOD DC/DC 40V 25W |
| MAX3378EETD+T | IC XLATOR QUAD +/-15KV 14TDFN |
| VI-J0J-MZ-F4 | CONVERTER MOD DC/DC 36V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5960SOICEVAL1 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 HI5960 EVAL PL ATFORM PKG RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| HI5E | 制造商:HUBBELL 功能描述:JACK, HI-IMPACT,5E,UNI,YL |
| HI5E30AA | 制造商:Hubbell Premise Wiring 功能描述: |
| HI5EC | 制造商:Hubbell Wiring Device-Kellems 功能描述:JACK, IN-LINE COUPLER,HI,5E,WH |
| HI-6010 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。