參數(shù)資料
型號: HM530281R
廠商: Hitachi,Ltd.
英文描述: 331,776-word x 8-bit Frame Memory
中文描述: 331776字× 8位幀存儲器
文件頁數(shù): 22/47頁
文件大?。?/td> 311K
代理商: HM530281R
Datasheet Title
22
Supplement
If the read system reset interval (at least 64 RCK clock cycles) of note 7, or the write system reset interval
for less than 32 word units (and at least 160 WCK clock cycles) are not provided (see note 9), it is possible
for the 32 words of data of the first address after the reset to be invalid, or for the first write of less than 32
words following the write reset to fail to occur. However, even in this case, address pointer control will
function correctly, and valid data will be output for the second and following addresses. (However, in this
case the condition of note 8 and the 32 clock or longer read system reset/read jump address interval must be
provided.)
Timing Waveforms
Write Cycle
Write address reset
t
WRS
t
DS
t
DH
D(N - 2)
D(N - 1)
D(N)
D(0)
D(1)
D(2)
Add 'X'
Add '0'
High
WCK
WRS
WAS
Din
t
WRS
t
WRT
t
WC
t
WCC
t
WCP
Cycle N - 1
Cycle N
Cycle 0
Cycle 1
Cycle 2
Note: The write address pointer is reset to 0 starting with the WRS low cycle. Only the falling
edge of the WRS signal is detected. Adequate margin is provided if the rise occurs
at least one clock cycle before the next fall.
相關(guān)PDF資料
PDF描述
HM530281RTT-20 331,776-word x 8-bit Frame Memory
HM530281RTT-25 331,776-word x 8-bit Frame Memory
HM530281RTT-34 331,776-word x 8-bit Frame Memory
HM530281RTT-45 331,776-word x 8-bit Frame Memory
HM530281TT-20 331,776 WORD X 8 BIT FRAME MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM530281RTT-20 制造商:Hitachi 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP
HM530281RTT-25 制造商:Renesas Electronics Corporation 功能描述:2.5M FRAME RAM (VIDEO) 25NS
HM530281RTT-34 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:331,776-word x 8-bit Frame Memory
HM530281RTT-45 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:331,776-word x 8-bit Frame Memory
HM530281TT 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:331,776 WORD X 8 BIT FRAME MEMORY