- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370686 > HS1-82C37ARH-8 (Harris Corporation) Radiation Hardened CMOS High Performance Programmable DMA Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | HS1-82C37ARH-8 |
| 廠商： | Harris Corporation |
| 英文描述： | Radiation Hardened CMOS High Performance Programmable DMA Controller |
| 中文描述： | 輻射加固的CMOS高性能可編程DMA控制器 |
| 文件頁數(shù)： | 25/28頁 |
| 文件大?。?/td> | 253K |
| 代理商： | HS1-82C37ARH-8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁
25
HS-82C37ARH
Software Commands
There are special software commands which can be exe-
cuted by reading or writing to the HS-82C37ARH. These
commands do not depend on the specific data pattern on the
data bus, but are activated by the I/O operation itself. On
read type commands, the data value is not guaranteed.
These commands are:
Clear First/Last Flip-Flop:
This command is executed prior
to writing or reading new address or word count information
to the HS-82C37ARH. This initializes the flip-flop to a known
state so that subsequent accesses to register contents by
the microprocessor will address upper and lower bytes in the
correct sequence.
Set First/Last Flip-Flop
: This command will set the flip-flop
to select the high byte first on read and write operations to
Address and Word Count registers.
Master Clear
: This software instruction has the same effect
as the hardware Reset. The Command, Status, Request,
and Temporary Registers, and Internal First/Last Flip-Flop
and Mode Register Counter are cleared and the Mask Reg-
ister is set. The HS-82C37ARH will enter the Idle cycle.
Clear Mask Register
: This command clears the mask bits of
all four channels, enabling them to accept DMA requests.
Clear Mode Register Counter
: Since only one address
location is available for reading the Mode Registers, an inter-
nal two-bit counter has been included to select Mode Regis-
ters during read operations. To read the Mode Registers,
first execute the Clear Mode Register Counter command,
then do consecutive reads until the desired channel is read.
Read order is channel 0 first, channel 3 last. The lower two
bits on all Mode Registers will read as ones.
External EOP Operation
The EOP pin is a bidirectional, open drain pin which may be
driven by external signals to terminate DMA operation.
Because EOP is an open drain pin an external pull-up resis-
tor is required. The value of the external pull-up resistor used
should guarantee a rise time of less than 125ns. It is impor-
tant to note that the HS-82C37ARH will not accept external
EOP signals when it is in an SI (Idle)state. The controller
must be active to latch EXT EOP. Once latched, the EXT
EOP will be acted upon during the next S2 state, unless the
HS-82C37ARH enters an Idle state first. In the latter case
the latched EOP is cleared. External EOP pulses occurring
between active DMA transfers in demand mode will not be
recognized, since the HS-82C37ARH is in an SI state.
CHANNEL
REGISTER
OPERA
TION
SIGNALS
INTERNAL
FLIP-FLOP
DATA BUS
DB0-DB7
CS
IOR
IOW
A3
A2
A1
A0
0
Base and Current
Address
Write
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
1
A0-A7
A8-A15
Current Address
Read
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
1
A0-A7
A8-A15
Base and Current Word
Count
Write
0
0
1
1
0
0
0
0
0
0
0
0
1
1
0
1
W0-W7
W8-W15
Current Word Count
Read
0
0
0
0
1
1
0
0
0
0
0
0
1
1
0
1
W0-W7
W8-W15
1
Base and Current
Address
Write
0
0
1
1
0
0
0
0
0
0
1
1
0
0
0
1
A0-A7
A8-A15
Current Address
Read
0
0
0
0
1
1
0
0
0
0
1
1
0
0
0
1
A0-A7
A8-A15
Base and Current Word
Count
Write
0
0
1
1
0
0
0
0
0
0
1
1
1
1
0
1
W0-W7
W8-W15
Current Word Count
Read
0
0
0
0
1
1
0
0
0
0
1
1
1
1
0
1
W0-W7
W8-W15
2
Base and Current
Address
Write
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
A0-A7
A8-A15
Current Address
Read
0
0
0
0
1
1
0
0
1
1
0
0
0
0
0
1
A0-A7
A8-A15
Base and Current Word
Count
Write
0
0
1
1
0
0
0
0
1
1
0
0
1
1
0
1
W0-W7
W8-W15
Current Word Count
Read
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
1
W0-W7
W8-W15
3
Base and Current
Address
Write
0
0
1
1
0
0
0
0
1
1
1
1
0
0
0
1
A0-A7
A8-A15
Current Address
Read
0
0
0
0
1
1
0
0
1
1
1
1
0
0
0
1
A0-A7
A8-A15
Base and Current Word
Count
Write
0
0
1
1
0
0
0
0
1
1
1
1
1
1
0
1
W0-W7
W8-W15
Current Word Count
Read
0
0
0
0
1
1
0
0
1
1
1
1
1
1
0
1
W0-W7
W8-W15
FIGURE 11. WORD COUNT AND ADDRESS REGISTER COMMAND CODES
Spec Number
518058
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS9-82C37ARH-8 | Radiation Hardened CMOS High Performance Programmable DMA Controller |
| HS1-82C37ARH-Q | Radiation Hardened CMOS High Performance Programmable DMA Controller |
| HS-82C12 | Radiation Hardened 8-Bit Input/Output Port |
| HS-82C12RH | Radiation Hardened 8-Bit Input/Output Port |
| HS1-82C37ARH | Radiation Hardened CMOS High Performance Programmable DMA Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS1-82C37ARH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened CMOS High Performance Programmable DMA Controller |
| HS1-82C37ARH-SAMPLE | 制造商:HARRIS 制造商全稱:HARRIS 功能描述:Radiation Hardened CMOS High Performance Programmable DMA Controller |
| HS1-82C52RH-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART |
| HS1-82C54RH | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened CMOS Programmable Interval Timer |
| HS1-82C54RH/PROTO | 制造商:Intersil Corporation 功能描述:RAD HARD CMOS PROGRAMMABLE INTERVAL TIMER,PROTO,CLASS V - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。