- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371896 > HSP43220JC-15 (INTERSIL CORP) Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:4; Connector Shell Size:24; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle; Body Style:Straight PDF資料下載
參數(shù)資料
| 型號： | HSP43220JC-15 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字信號處理外設 |
| 英文描述： | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:4; Connector Shell Size:24; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle; Body Style:Straight |
| 中文描述： | 16-BIT, DSP-DIGITAL FILTER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 11/19頁 |
| 文件大小： | 190K |
| 代理商： | HSP43220JC-15 |
3-204
There are two multiplexers that route 24 of the 40 output bits
from the output register to the output pins. The first
multiplexer selects the output register bits that will be routed
to output pins DATA_OUT16-23 and the second multiplexer
selects the output register bits that will be routed to output
pins DATA_OUT0-15.
The multiplexers are controlled by the control signal F_BYP
and the OUT_SELH pin. F_BYP and OUT_SELH both
control the first multiplexer that selects the upper 8 bits of
the output bus, DATA_OUT16-23. F_BYP controls the
second multiplexer that selects the lower 16 bits of the
output bus, DATA_OUT0-15. The output formatter is shown
in detail in Figure 10.
FIR Control Logic
The DATA_RDY strobe indicates that new data is available on
the output of the FIR. The rising edge of DATA_RDY can be
used to load the output data into an external register or RAM.
Data Format
The DDF maintains 16 bits of accuracy in both the HDF and
FIR filter stages. The data formats and bit weightings are
shown in Figure 11.
FIGURE 9. FIR FILTER
REG
REG
REG
REG
REG
PRE-ADDER
16
F_ESYM
F_OAD
16
17
16
16
17
PRE-ADDER LOGIC
20
20
17
17 x 20 BIT MULTIPLIER ARRAY
REG
43-BIT ACCUMULATOR
37
37
43
43
F_CLA
MULTIPLIER/
ACCUMULATOR
SECTION
FROM HDF
FROM COEFFICIENT
FORMATTER
16
20
16 x 512
DATA
RAM
20 x 256
COEFFICIENT
RAM
OUTPUT
FORMATTER
OUTPUT REG
MUX
40
F_CLA
DATA_RDY
FIR_CK
DATA_OUT 0 -23
REG
FIR_CK
DATA_RDY
FROM CONTROL REGISTERS
F_DRATE
F_TAPS
F_BYP
F_DIS
FIR CONTROL LOGIC
24
FIGURE 10. FIR OUTPUT FORMATTER
OUT_SELH
16
DATA_OUT0 -15
16 16
F_BYP
OUT_ENP
F_BYP = 1
2
-16
- 2
-31
F_BYP = 0
40
MUX
2
0
- 2
-15
8
DATA_OUT16-23
8
8
F_BYP
OUT_ENX
F_BYP = 0
OUT_SELH = 1
2
8
- 2
1
F_BYP = 0
OUT_SELH = 0
OR
F_BYP = 1
MUX
2
-16
- 2
-23
HSP43220
相關PDF資料 |
PDF描述 |
|---|---|
| HSP43220GC-25 | Decimating Digital Filter |
| HSP43220GC-33 | Decimating Digital Filter |
| HSP43220VC-33 | Decimating Digital Filter |
| HSP43220 | RESISTOR 47 OHM 20W TO220 |
| HSP43220883 | Decimating Digital Filter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HSP43220JC-25 | 功能描述:有源濾波器 DECIMATING DIGITAL FILTER 84 PLCC, 25.6MHZ, COMM RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220JC-25Z | 功能描述:有源濾波器 W/ANNEAL DECIMATING DIGTL FILTER 6MHZ RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220JC-33 | 功能描述:有源濾波器 DECIMATING DIGITAL FILTER 84 PLCC, 33MHZ RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220JC-33Z | 功能描述:有源濾波器 W/ANNEAL DECIMATING DIGTL FILTER 33MHZ RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220TM-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復。