- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371896 > HSP43220JC-15 (INTERSIL CORP) Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:4; Connector Shell Size:24; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle; Body Style:Straight PDF資料下載
參數(shù)資料
| 型號： | HSP43220JC-15 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字信號處理外設 |
| 英文描述： | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:4; Connector Shell Size:24; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle; Body Style:Straight |
| 中文描述： | 16-BIT, DSP-DIGITAL FILTER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 7/19頁 |
| 文件大?。?/td> | 190K |
| 代理商： | HSP43220JC-15 |
3-200
The rounding algorithm is as follows:
The output of the rounder is latched into the HDF output
register with CK_DEC. CK_DEC is generated by the Clock
Divider section. The output of the register is cleared when
RESET is asserted.
DDF Control Registers
F_Register (A1 = 0, A0 = 0)
Clock Divider and Control Logic
The clock divider divides CK_IN by the decimation factor
H
DEC
to produce CK_DEC. CK_DEC clocks the Decimation
Register, Comb Filter section, HDF output register. In the
FIR filter CK_DEC is used to indicate that a new data
sample is available for processing. The clock generator is
cleared by RESET and is not enabled until the DDF is
started by an internal start signal (see Start Logic).
The Control Register Logic enables the updating of the Control
registers which contain all of the filter parameter data. When
WRandCSareasserted,thecontrolregisteraddressedbybits
A0 and A1 is loaded with the data on the C_BUS.
POSITIVE NUMBERS
Fractional Portion Greater Than or Equal to 0.5
Round Up
Fractional Portion Less Than 0.5
Truncate
NEGATIVE NUMBERS
Fractional Portion Less Than or Equal to 0.5
Round Up
Fractional Portion Greater Than 0.5
Truncate
FIGURE 4.
F_OAD
F_BYP
F_ESYM
F_DRATE
F_TAPS
FA0
FB0
ES0
D3
D2
D1
D0
T8
T7
T6
T5
T4
T3
T2
T1
T0
F_TAPS
Bits T0-T8 are used to specify the number of FIR filter taps. The number
entered is one less than the number of taps required. For example, to
specify a 511 tap filter F_TAPS would be programmed to 510. The mini-
mum number of FIR taps = 3 (F_TAPS = 2).
F_DRATE
Bits D0-D3 are used to specify the amount of FIR decimation. The num-
ber entered is one less than the decimation required. For example, to
specify decimation of 16, F_DRATE would be programmed to 15. For no
FIR decimation, F_DRATE would be set equal to 0. FDRATE +1 is
defined as F
DEC
.
F_ESYM
Bit ES0 is used to select the FIR symmetry. F_ESYM is set equal to one
to select even symmetry and set equal to zero to select odd symmetry.
When F_ESYM is one, data is added in the pre-adder; when it is zero,
data is subtracted. Normally set to one.
F_BYP
FB0 is used to select FIR bypass mode. FIR bypass mode is selected by
setting F_BYP = 1. When FIR bypass mode is selected, the FIR is inter-
nally set up for a 3 tap even symmetric filter, no decimation (F_DRATE =
0) and F_OAD is set equal to one to zero one side of the preadder. In FIR
bypass mode all FIR filter parameters, except F_CLA, are ignored, includ-
ing the contents of the FIR coefficient RAM. In FIR bypass mode the out-
put data is brought output on the lower 16 bits of the output bus
DATA_OUT 0-15. To disable FIR bypass mode, F_BYP is set equal to
zero. When F_BYP is returned to zero, the coefficients must be reloaded.
F_OAD
Bit FA0 is used to select the zero the preadder mode. This mode zeros
one of the inputs to the pre-adder. Zero preadder mode is selected by
setting F_OAD equal to one. This feature is useful when implementing
arbitrary phase filters or can be used to verify the filter coefficients. To
disable the Zero Preadder mode F_OAD is set equal to zero.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
HSP43220
相關PDF資料 |
PDF描述 |
|---|---|
| HSP43220GC-25 | Decimating Digital Filter |
| HSP43220GC-33 | Decimating Digital Filter |
| HSP43220VC-33 | Decimating Digital Filter |
| HSP43220 | RESISTOR 47 OHM 20W TO220 |
| HSP43220883 | Decimating Digital Filter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HSP43220JC-25 | 功能描述:有源濾波器 DECIMATING DIGITAL FILTER 84 PLCC, 25.6MHZ, COMM RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220JC-25Z | 功能描述:有源濾波器 W/ANNEAL DECIMATING DIGTL FILTER 6MHZ RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220JC-33 | 功能描述:有源濾波器 DECIMATING DIGITAL FILTER 84 PLCC, 33MHZ RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220JC-33Z | 功能描述:有源濾波器 W/ANNEAL DECIMATING DIGTL FILTER 33MHZ RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube |
| HSP43220TM-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復。