- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370740 > HY5DV651622T-G55 DDR Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | HY5DV651622T-G55 |
| 英文描述： | DDR Synchronous DRAM |
| 中文描述： | DDR同步DRAM |
| 文件頁數(shù)： | 25/27頁 |
| 文件大?。?/td> | 273K |
| 代理商： | HY5DV651622T-G55 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁
Rev. 0.3/May. 02
25
HY5DV281622AT
N
ote :
1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
2. Data sampled at the rising edges of the clock : A0~A11, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
3. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
4. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete
Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
5. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
value can be greater than the minimum specification limits for tCL and tCH).
6. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of
tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects, and p-channel to
n-channel variation of the output drivers.
7. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times.
Signal transitions through the DC region must be monotonic.
Read DQS Preamble Time
t
RPRE
0.9
1.1
0.9
1.1
CK
Read DQS Postamble Time
t
RPST
0.4
0.6
0.4
0.6
CK
Write DQS Preamble Setup Time
t
WPRES
0
-
0
-
ns
Write DQS Preamble Hold Time
t
WPREH
1.5
-
1.5
-
ns
Write DQS Postamble Time
t
WPST
0.4
0.6
0.4
0.6
CK
Mode Register Set Delay
t
MRD
2
-
2
-
CK
Exit Self Refresh to Any Execute Command
t
XSC
200
-
200
-
CK
4
Average Periodic Refresh Interval
t
REFI
-
15.6
-
15.6
us
Parameter
Symbol
43
5
Unit
Note
Min
Max
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5DV651622T-G6 | DDR Synchronous DRAM |
| HY5DV651622T-G7 | DDR Synchronous DRAM |
| HY5PS121623F | 32Mx16|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS121623LF | 32Mx16|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
| HY5PS12423F | 128Mx4|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5DV651622T-G6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HY5DV651622T-G7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HY5DW113222FM | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512M(16Mx32) GDDR SDRAM |
| HY5DW113222FM-2 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512M(16Mx32) GDDR SDRAM |
| HY5DW113222FM-22 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512M(16Mx32) GDDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。