參數(shù)資料
型號: HYB 39S256800T
廠商: SIEMENS AG
英文描述: 256-Mbit(4banks × 8MBit × 8) Synchronous DRAM(256M(4列 × 8M位 × 8)同步動態(tài)RAM)
中文描述: 256兆位(4banks × 8MBit × 8)同步DRAM(256M(4列× 8米× 8位)同步動態(tài)RAM)的
文件頁數(shù): 8/47頁
文件大?。?/td> 316K
代理商: HYB 39S256800T
HYB 39S256400/800/160T
256-MBit Synchronous DRAM
Data Book
8
12.99
DQM
LDQM
UDQM
Input
Pulse
Active
High
The Data Input/Output mask places the DQ buffers in a
high impedance state when sampled high. In Read mode,
DQM has a latency of two clock cycles and controls the
output buffers like an output enable. In Write mode, DQM
has a latency of zero and operates as a word mask by
allowing input data to be written if it is low but blocks the
write operation if DQM is high.
One DQM input it present in x4 and x8 SDRAMs, LDQM
and UDQM controls the lower and upper bytes in x16
SDRAMs.
V
DD
V
SS
Supply
Power and ground for the input buffers and the core logic.
V
DDQ
V
SSQ
Supply –
Isolated power supply and ground for the output buffers to
provide improved noise immunity.
Signal Pin Description
(cont’d)
Pin
Type
Signal Polarity Function
相關PDF資料
PDF描述
HYB 39S256400AT 256-Mbit(4banks × 16MBit × 4) Synchronous DRAM(256M(4列 × 16M位 × 4)同步動態(tài)RAM)
HYB 39S256800AT 256-Mbit(4banks × 8MBit × 8) Synchronous DRAM(256M(4列 × 8M位 × 8)同步動態(tài)RAM)
HYB 39S256160AT 256-Mbit(4banks × 4MBit × 16) Synchronous DRAM(256M(4列 × 4M位 × 16)同步動態(tài)RAM)
HYB 39S256400CT 256-Mbit(4banks × 16MBit × 4) Synchronous DRAM(256M(4列 × 16M位 × 4)同步動態(tài)RAM)
HYB 39S256800CT 256-Mbit(4banks × 8MBit × 8) Synchronous DRAM(256M(4列 × 8M位 × 8)同步動態(tài)RAM)
相關代理商/技術參數(shù)
參數(shù)描述
HYB39S256800T-10 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256 MBit Synchronous DRAM
HYB39S256800T-7.5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM
HYB39S256800T-8 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256 MBit Synchronous DRAM
HYB39S256800T-8B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256 MBit Synchronous DRAM
HYB39S256800TC-3 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM