- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370803 > HYS64V4220GCDL (SIEMENS AG) 3.3V SDRAM Modules(3.3V SDRAM 模塊) PDF資料下載
參數(shù)資料
| 型號： | HYS64V4220GCDL |
| 廠商： | SIEMENS AG |
| 英文描述： | 3.3V SDRAM Modules(3.3V SDRAM 模塊) |
| 中文描述： | 3.3V的內(nèi)存模塊（3.3V的內(nèi)存模塊） |
| 文件頁數(shù)： | 11/18頁 |
| 文件大?。?/td> | 133K |
| 代理商： | HYS64V4220GCDL |
HYS 64Vx20(2)0GCDL
144-pin SO-DIMM SDRAM Modules
Data Book
11
12.99
Notes
1. An initial pause of 100
μ
s is required after power-up. Then a Precharge All Banks command must
be given followed by eight Auto Refresh (CBR) cycles before the Mode Register Set Operation
can begin.
2. AC timing tests have
V
IL
= 0.4 V and
V
IH
= 2.4 V with the timing referenced to the 1.4 V crossover
point. The transition time is measured between
V
IH
and
V
IL
. All AC measurements assume
t
T
= 1 ns with the AC output load circuit shown. Specified
t
AC
and
t
OH
parameters are measured
with a 50 pF only, without any resistive termination and with a input signal of 1 V/ns edge rate
between 0.8 V and 2.0 V.
3. If clock rising time is longer than 1 ns, a time (
t
T
– 0.5) ns must be added to this parameter.
4. If
t
T
is longer than 1 ns, a time (t
T
– 1) ns must be added to this parameter.
5. Whenever the refresh Period has been exceeded, a minimum of two Auto (CRB) Refresh
commands must be given to “wake-up” the device.
6. Self Refresh Exit is a synchronous operation and begins on the second positive clock edge after
CKE returns high. Self Refresh Exit is not complete until a time period equal to
t
RC
is satisfied
after the Self Refresh Exit command is registered.
7. Referenced to the time at which the output achieves the open circuit condition, not to output
voltage levels.
A serial presence detect storage device - E
2
PROM - is assembled onto the module. Information
about the module configuration, speed, etc. is written into the E
2
PROM device during module
production using a serial presence detect protocol (I
2
C synchronous 2-wire bus).
50 pF
I/O
Measurement conditions for
t
AC
and
t
OH
SPT03404
CLOCK
2.4 V
0.4 V
INPUT
HOLD
t
SETUP
t
t
T
OUTPUT
1.4 V
t
LZ
AC
t
t
AC
OH
t
HZ
t
1.4 V
CL
t
CH
t
相關PDF資料 |
PDF描述 |
|---|---|
| HYS64V8220GCDL | 3.3V SDRAM Modules(3.3V SDRAM 模塊) |
| HYS64V16220GDL-7 | 144 pin SO-DIMM SDRAM Modules |
| HYS64V16220GDL-75 | Aluminum Electrolytic Radial Lead Hi Temp Capacitor; Capacitance: 100uF; Voltage: 35V; Case Size: 10x12.5 mm; Packaging: Bulk |
| HYS64V16220GDL | 144 pin SO-DIMM SDRAM Modules |
| HYS64V16220GDL-8 | 144 pin SO-DIMM SDRAM Modules |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HYS64V4220GCDL-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HYS64V4220GCDL-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HYS64V4220GU-10 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module |
| HYS64V4220GU-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module |
| HYS64V4220GU-8-3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module |
發(fā)布緊急采購，3分鐘左右您將得到回復。