- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370810 > HYS72T64001GR-37-A (INFINEON TECHNOLOGIES AG) DDR2 Registered DIMM Modules PDF資料下載
參數(shù)資料
| 型號(hào)： | HYS72T64001GR-37-A |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | DDR2 Registered DIMM Modules |
| 中文描述： | 注冊(cè)的DDR2內(nèi)存模組 |
| 文件頁(yè)數(shù)： | 17/24頁(yè) |
| 文件大?。?/td> | 725K |
| 代理商： | HYS72T64001GR-37-A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
HYS72Txx0xxGR
Registered DDR2 SDRAM-Modules
INFINEON Technologies
17
2.04
5.2 ODT AC Electrical Characteristics and Operating Conditions
(all speed bins)
t
RCD
Active to Read or Write delay (with and without
Auto-Precharge) delay
15
-
15
-
12
-
ns
t
RP
Precharge command period
15
-
15
-
12
-
ns
t
RRD
Active bank A to Active bank B command
(1k page size)
7.5
-
7.5
-
7.5
-
ns
t
CCD
t
WR
t
DAL
t
WTR
t
RTP
CAS A to CAS B Command Period
2
-
2
-
2
-
t
CK
Write recovery time
15
-
15
-
15
-
ns
Auto precharge write recovery + precharge time
WR+tRP
-
WR+tRP
-
WR+tRP
-
t
CK
Internal write to read command delay
10
-
7.5
-
7.5
-
ns
Internal read to precharge command delay
7.5
-
7.5
-
7.5
-
ns
t
XARD
Exit power down to any valid command
(other than NOP or Deselect)
2
-
2
-
2
-
t
CK
t
XARDS
Exit active power-down mode to read command
(slew exit, lower power)
6 - AL
-
6 - AL
-
6 - AL
-
t
CK
t
XP
Exit precharge power-down to any valid com-
mand (other than NOP or Deselect)
2
-
2
-
2
-
t
CK
t
XSRD
t
XSNR
t
CKE
t
OIT
Exit Self-Refresh to read command
200
-
200
-
200
-
t
CK
Exit Self-Refresh to non-read command
tRFC + 10
-
tRFC + 10
-
tRFC + 10
-
ns
CKE minimum high and low pulse width
3
-
3
-
3
-
t
CK
OCD drive mode output delay
0
12
0
12
0
12
ns
t
DELAY
Minimum time clocks remain ON after CKE
asynchronously drops low
tIS+tCK
+tIH
-
tIS+tCK
+tIH
-
tIS+tCK
+tIH
-
ns
t
REFI
Average Periodic
Refresh Interval
0
o
C - 85
o
C
-
7.8
-
7.8
-
7.8
μs
85
o
C - 95
o
C
-
3.9
-
3.9
-
3.9
1. For details and notes see the relevant INFINEON component datasheet
2. Timing definition and values for tis, tih, tds and tdh may change due to actual JEDEC work. This may also effect the SPD code
for these parameters.
Symbol Parameter / Condition
min.
max.
Units
t
AOND
ODT turn-on delay
2
2
t
CK
t
AON
ODT turn-on
DDR2-400/533
tAC(min)
tAC(max) + 1 ns
ns
DDR2-667
tAC(min)
tAC(max) + 0.7 ns
t
AONPD
t
AOFD
t
AOF
t
AOFPD
t
ANPD
t
AXPD
ODT turn-on (Power-Down Modes)
tAC(min) + 2 ns
2 tCK +
tAC(max) + 1 ns
ns
ODT turn-off delay
2.5
2.5
t
CK
ns
ODT turn-off
tAC(min)
tAC(max) + 0.6 ns
ODT turn-off delay (Power-Down Modes)
tAC(min) + 2 ns
2.5 tCK +
tAC(max) + 1 ns
ns
ODT to Power Down Mode Entry Latency
3
-
t
CK
t
CK
ODT Power Down Exit Latency
8
-
Symbol
Parameter
-5
DDR2 -400
-3.7
DDR2 -533
-3
DDR2 -667
Unit
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72T64001GR-5-A | DDR2 Registered DIMM Modules |
| HYS72V16220GU-8 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V8200GU-8 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V8200GU-10 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V16220GU-10 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72T64001GR-3-A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDR2 Registered DIMM Modules |
| HYS72T64001GR-5-A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDR2 Registered DIMM Modules |
| HYS72T64001HR | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules |
| HYS72T64001HR-2.5-A | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules |
| HYS72T64001HR-3.7-A | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。