- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370810 > HYS72T64001GR-37-A (INFINEON TECHNOLOGIES AG) DDR2 Registered DIMM Modules PDF資料下載
參數(shù)資料
| 型號： | HYS72T64001GR-37-A |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | DDR2 Registered DIMM Modules |
| 中文描述： | 注冊的DDR2內(nèi)存模組 |
| 文件頁數(shù)： | 4/24頁 |
| 文件大?。?/td> | 725K |
| 代理商： | HYS72T64001GR-37-A |
HYS72Txx0xxGR
Registered DDR2 SDRAM-Modules
INFINEON Technologies
4
2.04
1.3 Components on Modules and RawCard
1.4 Pin Definition and Function
DIMM
Density
DRAM components
reference datasheet
PLL
Register
Raw Card
256 MB
HYB18T256800AC
1:10, 1.8V, CU877
1:1 25-bit 1.8V SSTU32864
A
512 MB
HYB18T256800AC
1:10, 1.8V, CU877
1:2 14-bit 1.8V SSTU32864
B
512 MB
HYB18T256400AC
1:10, 1.8V, CU877
1:2 14-bit 1.8V SSTU32864
C
For a detailed description of all functionalities of the DRAM components on these modules see the referenced component
datasheet
Pin Name
Description
Pin Name
Description
A[12:0]
Row Address Inputs
CB[7:0]
DIMM ECC Check Bits
A11, A[9:0]
Column Address Inputs
4)
DQS[8:0]
SDRAM low data strobes
A10/AP
Column Address Input for Auto-
Precharge
DM[8:0] /
DQS[17:9]
SDRAM low data mask/
high data strobes
BA[1:0]
SDRAM Bank Selects
DQS[17:0]
SDRAM differential data strobes
CK0
Clock input
(positive line of differential pair)
SCL
Serial bus clock
CK0
Clock input
(negative line of differential pair)
SDA
Serial bus data line
RAS
Row Address Strobe
SA[2:0]
slave address select
CAS
Column Address Strobe
V
DD
V
REF
V
SS
V
DDSPD
RESET
Power (+ 1.8 V)
WE
Read/Write Input
I/O reference supply
CS[1:0]
Chip Selects
3)
Ground
CKE[1:0]
Clock Enable
3)
EEPROM power supply
ODT[1:0]
Active termination control lines
1) 3)
Register and PLL control pin
2)
DQ[63:0]
Data Input/Output
NC
No connection
1) Active termination only applies to DQ, DQS, DQS and DM signals
2) When low, all register outputs will be driven low and the PLL clocks to the DRAM and registers will be set to low levels (the
PLL will remain synchronized with the input clock
3) CS1, ODT1 and CKE1 are used on dual rank modules only
4) Column address A11 is used on modules based on x4 organised 256Mb DDR2 components only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72T64001GR-5-A | DDR2 Registered DIMM Modules |
| HYS72V16220GU-8 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V8200GU-8 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V8200GU-10 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
| HYS72V16220GU-10 | 3.3 V 8M x 64/72-Bit 1 Bank SDRAM Module 3.3 V 16M x 64/72-Bit 2 Bank SDRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72T64001GR-3-A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDR2 Registered DIMM Modules |
| HYS72T64001GR-5-A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDR2 Registered DIMM Modules |
| HYS72T64001HR | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules |
| HYS72T64001HR-2.5-A | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules |
| HYS72T64001HR-3.7-A | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Registered DDR2 SDRAM Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。