- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25NPE405L-3FA266CZ 32-BIT, 266 MHz, RISC PROCESSOR, PBGA324 PDF資料下載
參數(shù)資料
| 型號： | IBM25NPE405L-3FA266CZ |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA324 |
| 封裝： | 23 X 23 MM, PLASTIC, EBGA-324 |
| 文件頁數(shù)： | 25/52頁 |
| 文件大?。?/td> | 907K |
| 代理商： | IBM25NPE405L-3FA266CZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Preliminary
PowerNP NPe405L Embedded Processor Data Sheet
31
that the grouped I/Os reach a valid logic zero or logic one state when accounting for the total input current into
the NPe405L.
Unused I/Os
Strapping of some pins may be necessary when they are unused. Although the NPe405L requires only the
pull-up and pull-down terminations as specified in the “Signal Functional Description” on page 32, good
design practice is to terminate all unused inputs or to configure I/Os such that they always drive. If unused,
the peripheral and SDRAM bus should be configured and terminated as follows:
Peripheral interface—PerAddr00:31, PerData00:31, and all of the control signals are driven by default.
Terminate PerReady high and PerError low.
SDRAM—Program SDRAM0_CFG[EMDULR]=1 and SDRAM0_CFG[DCE]=1. This causes the NPe405L
to actively drive all of the SDRAM address, data, and control signals.
External Peripheral Bus Control Signals
All external peripheral bus control signals (PerCS0:3, PerR/W, PerWBE0:1, PerOE, PerWE, PerBLast) are
set to the high-impedance state when ExtReset=0. In addition, as detailed in the
PowerNP NPe405L
Embedded Processor User’s Manual, the peripheral bus controller can be programmed via EBC0_CFG to
float some of these control signals between transactions. As a result, a pull-up resistor should be added to
those control signals where an undriven state may affect any devices receiving that particular signal.
The following table lists all of the I/O signals provided by the NPe405L. Please see “Signals Listed
Alphabetically” on page 13 for the pin number to which each signal is assigned. In cases where a multiplexed
signal (indicated by the square brackets) is shown without the other signals that are assigned to that pin, you
can see what the other signals are by referring to the same table.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC405EP-3GB133CZ | 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385 |
| IBM25PPC405EP-3GB133C | 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385 |
| IBM25PPC405GP-3DD200C | RISC PROCESSOR, PBGA456 |
| IBM25PPC405GP-3BD266C | RISC PROCESSOR, PBGA456 |
| IBM25PPC405GP3EE200CZ | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA413 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC403GAJC33C1 | 制造商:IBM 功能描述: |
| IBM25PPC405CR-3BC200C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|316PIN|PLASTIC |
| IBM25PPC405CR-3BC200CZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|316PIN|PLASTIC |
| IBM25PPC405CR-3BC266C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|316PIN|PLASTIC |
| IBM25PPC405CR-3BC266CZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|316PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。