- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9145 > ICS841664AGILF (IDT, Integrated Device Technology Inc)IC CLOCK GENERATOR 28-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS841664AGILF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 3/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GENERATOR 28-TSSOP |
| 標準包裝： | 48 |
| 系列： | HiPerClockS™, FemtoClock™ |
| 類型： | 時鐘發(fā)生器，扇出配送，多路復用器 |
| PLL： | 帶旁路 |
| 輸入： | LVCMOS，LVTTL，晶體 |
| 輸出： | HCSL，LVCMOS，LVTTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:5 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 156.25MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.240"，6.10mm 寬） |
| 供應商設備封裝： | 28-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | 800-2386-5 841664AGILF ICS841664AGILF-ND |
ICS841664AGI REVISION A JULY 15, 2013
11
2013 Integrated Device Technology, Inc.
ICS841664I Data Sheet
FEMTOCLOCK CRYSTAL-TO-HCSL CLOCK GENERATOR
Schematic Layout
Figure 1 shows an example of ICS841664I application schematic. In
this example, the device is operated at
VDD = VDDA = VDDOA =
VDDOB = 3.3V. The 18pF parallel resonant 25MHz crystal is used.
The load capacitance C1 = 27pF and C2 = 27pF are recommended
for frequency accuracy. Depending on the parasitic of the printed
circuit board layout, these values might require a slight adjustment to
optimize the frequency accuracy. Crystals with other load
capacitance specifications can be used. This will require
adjusting C1 and C2. For this device, the crystal load capacitors are
required for proper operation.
As with any high speed analog circuitry, the power supply pins are
vulnerable to random noise. To achieve optimum jitter performance,
power supply isolation is required. The ICS841664I provides
separate power supplies to isolate any high switching noise from
coupling into the internal PLL.
Figure 1. ICS841664I Schematic Example
In order to achieve the best possible filtering, it is recommended that
the placement of the filter components be on the device side of the
PCB as close to the power pins as possible. If space is limited, the
0.1F capacitor in each power pin filter should be placed on the
device side of the PCB and the other components can be placed on
the opposite side.
Power supply filter recommendations are a general guideline to be
used for reducing external noise from coupling into the devices. The
filter performance is designed for wide range of noise frequency. This
low-pass filter starts to attenuate noise at approximately 10kHz. If a
specific frequency noise component with high amplitude interference
is known, such as switching power supplies frequencies, it is
recommended that component values be adjusted and if required,
additional filtering be added. Additionally general design practice for
power plane voltage stability suggests adding bulk capacitances in
the general area of all devices.
The schematic example focuses on functional connections and is not
configuration specific. Refer to the pin description and functional
tables in the datasheet to ensure the logic control inputs are properly
set.
VD D
REF _I N
Zo = 50
HCSL Termination
FS EL1
C12
0.1uF
RE F_OU T
VDDA
MR/ nOE
R3
33
VDD
nQB 1
R5
50
Zo = 50
Set Logic
Input to
'0'
nQB0
VD D
R4
33
VDDOB=3.3V
QB1
R10
50
+
-
nR EF_OE
RU 2
Not Ins t all
R 8
0-33
C10
10uF
Zo = 50 Ohm
VDDOA=3.3V
HCSL Optional
Termination
RD 2
1K
Zo = 50
Ro ~ 7 Ohm
Q1
Driv er_LVC MOS
Logic Control Input Examples
BLM18BB221SN 2
Ferrit e Bead
1
2
C1
27pF
C8
0.1uF
(U1:6)
R 9
0-33
R6
50
C11
0. 1uF
Zo = 50
(U1:23)
VD D
FS EL0
VDDO
C7
0. 1uF
C9
0.1uF
3. 3V
R1
33
+
-
Optional
Set Logic
Input to
'1'
3. 3V
ToLogic
Input
pins
X1
25MH z
BLM18BB221SN1
F errit e Bead
1
2
VDD
C4
10u
R11
50
VDD=3.3V
ToLogic
Input
pins
R12
43
R7
10
LVC MOS
C3
0.1u
1 8 p F
REF_SEL
Recommended for PCI
Express Point-to-Point
Connection
Zo = 50
C6
10uF
VD D
(U1:18)
RD 1
Not Ins t all
VDDO
U1
1
2
3
4
5
14
6
7
8
9
10
11
15
16
17
18
19
20
21
22
23
24
12
13
28
27
26
25
VDD
REF _OU T
GN D
QA0
nQA0
VDD A
VDD OA
GN D
QA1
nQA1
nR EF_OE
BYP ASS
GN D
XTAL_OU T
XTAL_I N
VD D
MR /nOE
nQB1
QB1
GN D
VDDOB
nQB0
REF _I N
REF _SE L
IREF
FSEL0
FSEL1
QB0
C2
27pF
R2
475
(U1:1)
VDD
C5
0. 1uF
Recommended for PCI
Express Add-In Card
RU 1
1K
BY PA SS
VDDO
QB 0
相關PDF資料 |
PDF描述 |
|---|---|
| V375A8H300B2 | CONVERTER MOD DC/DC 8V 300W |
| V375A8H300B | CONVERTER MOD DC/DC 8V 300W |
| V375A3V3H200BL2 | CONVERTER MOD DC/DC 3.3V 200W |
| V375A3V3H200B3 | CONVERTER MOD DC/DC 3.3V 200W |
| ICS843002AG-01LF | IC SYNTHESIZER LVPECL 20-TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS841664AGILFT | 功能描述:IC CLOCK GENERATOR 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS841664I | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:FEMTOCLOCK? CRYSTAL-TO-HCSL CLOCK GENERATOR |
| ICS841N254AKILF | 功能描述:IC CLK SYNTH PLL 250MHZ 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:FemtoClock® NG 標準包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC 包裝:管件 |
| ICS841N254AKILFT | 制造商:Integrated Device Technology Inc 功能描述:IC CLK SYNTHESIZER 32VFQFN |
| ICS841N254I | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:FEMTOCLOCK? NG Crystal-to-LVDS/HCSL Clock Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。