- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9580 > ICS894D115BGI-01 (IDT, Integrated Device Technology Inc)IC CLK/DATA RECOVERY 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS894D115BGI-01 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK/DATA RECOVERY 20-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 系列： | HiPerClockS™ |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | STM-1，STM-4 |
| 輸入： | LVPECL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 622.08MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | 894D115BGI-01 |
ICS894D115I-01
OC-12/STM-4 AND OC-3/STM-1 CLOCK/DATA RECOVERY DEVICE
IDT / ICS CLOCK/DATA RECOVERY DEVICE
2
ICS894D115BGI-01 REV. C OCTOBER 15, 2008
Functional Description
The ICS894D115I-01 is designed to extract the clock from a
NRZ-coded STM-4 (OC-12/STS-12) or STM-1 (OC-3/STS-3) input
data signal. The output signals are the recovered clock and retimed
data signal. The device contains an integrated PLL for clock
generation and to lock the output clock to the input data stream.
The PLL attempts to lock to the reference clock input (REF_CLK)
in absence of the serial data stream or if it is forced to by the control
inputs LOCK_REFN or SD. The output clock frequency is
controlled by the STS12 input. The output frequency is 622.08MHz
in STM-4/OC-12/STS-12 mode and 155.52MHz in
STM-1/OC-3/STS-3 mode.
The ICS894D115I-01 will maintain an output (CLK_OUT/
nCLK_OUT) frequency deviation of less than ±500ppm with
respect to the REF_CLK reference frequency in a loss of signal
state (LOS). During the LOS state, DATA_OUT is held at logic LOW
state and nDATA_OUT is held at logic HIGH state. An LOS state of
the ICS894D115I-01 is given when BYPASS is set to the logic
LOW state and either one of the SD or LOCK_REFN inputs are at
a logic LOW state. This will enable the use of the SD (signal detect)
and the LOCK_REFN (lock-to-reference) inputs to accept loss of
signal status information from electro-optical receivers. Please
refer to Figure 1, “Signal Detect/PLL Bypass Operation Control
Diagram”, for details.
The lock detect output (LOCK_DET) can be used to monitor the
operating state of the clock/data recovery circuit. LOCK_DET is set
to logic LOW level when the internal oscillator of the PLL and the
reference clock (REF_CLK) deviate from each other by more than
500ppm, or when the CDR is forced to lock the REF_CLK input by
the LOCK_REFN or SD control input. LOCK_DET is set to HIGH
when the PLL is locked to the input data stream and indicates valid
clock and data output signals.
The BYPASS pin should be set to logic LOW state in all
applications. BYPASS set to logic HIGH state is used during
factory test. In BYPASS mode (BYPASS and STS12 are at logic
HIGH state), the internal PLL is bypassed and the inverted
REF_CLK input signal is output at CLK_OUT/nCLK_OUT.
Figure 1. Signal Detect/PLL BYPASS Operation Control Diagram
LOS
(on-chip)
DATA_OUT
nDATA_OUT
CLK_OUT
nCLK_OUT
STS12
BYPASS
DATA_IN
nDATA_IN
PLL Clock
(on-chip)
SD
LOCK_REFN
REF_CLK
0
1
Pullup/Pulldown
Pulldown
Pullup
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2N0-MX-F2 | CONVERTER MOD DC/DC 5V 75W |
| VI-B1P-MW-F2 | CONVERTER MOD DC/DC 13.8V 100W |
| VE-B1F-MW-F3 | CONVERTER MOD DC/DC 72V 100W |
| VI-B1N-MW-F2 | CONVERTER MOD DC/DC 18.5V 100W |
| VI-B1M-MW-F4 | CONVERTER MOD DC/DC 10V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS894D115BGI-01LF | 功能描述:IC CLK/DATA RECOVERY 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS894D115BGI-01LFT | 功能描述:IC CLK/DATA RECOVERY 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS894D115BGI-01T | 功能描述:IC CLK/DATA RECOVERY 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS8S58035AKILF | 功能描述:IC CLOCK BUFFER MUX 2:6 32-VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS8S58035AKILFT | 功能描述:IC CLOCK BUFFER MUX 2:6 32-VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。