- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69002 > ICS9214YGLF-T 9214 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF資料下載
參數(shù)資料
| 型號： | ICS9214YGLF-T |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9214 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 0.173 INCH, 0.65 MM PITCH, LEAD FREE, MO-153, TSSOP-28 |
| 文件頁數(shù)： | 16/16頁 |
| 文件大小： | 228K |
| 代理商： | ICS9214YGLF-T |
9
Integrated
Circuit
Systems, Inc.
ICS9214
0809E—11/17/06
AC Characteristics-Inputs
TA = 0°C to +70°C; Supply Voltage AVDD2.5, VDD2.5 = 2.5 V +/- 0.125V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
CLK_INT/CLK_INC cycle time
1
tCYCLEIN
711
ns
Cycle-to-Cycle Jitter
tcyc-tcyc
2
185
ps
Input clock duty cycle
dtin
over 10,000 cycles
40
60
%
CLK_INT/CLK_INC rise and fall
time
tR, tF
20% to 80% of input
voltage
175
700
ps
Difference between input rise
and fall time on same pin of a
single device
tR-F
20% to 80% of input
voltage
-
150
ps
Spread spectrum modulation
frequency
fINM
3
30
33
kHz
Triangular modulation
0.6
%
Non-triangular modulation
0.54
%
Input clock slew rate
tsl(I)
20% to 80% of input
voltage
14
V/ns
Input Capacitance
5
CINCLK
CLK_INT, CLK_INC
7
pF
Input Capacitance
5
CIN
VI = VDD2.5 or GND
10
pF
CLK_INT cycle time
tCYCLETST
Bypass Mode
4
40
ns
SMBus clock frequency
fSMB
10
100
kHz
Notes:
4. The amount of allowed spreading for non-triangular modulation is determined
by the induced downstream tracking skew.
5. Capacitance measured at f = 1 MHz, DC bias = 0.9V, VAC <100mV.
mINDEX
3
Spread spectrum modulation
index
1. Measured at (VIH(nom) - VIL(nom))/2 and is the absolute value of the worst case deviation.
2. Measured at crossing points for differential clock input or at VTH for single-ended clock input
3. If input modulation is used. Input modulation is not necessary.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9248YG-50-T | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9248YG-50LF-T | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9DB306BLLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS9DB306BFLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICSSSTU32864YHT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9219 | 制造商:ICS 制造商全稱:ICS 功能描述:Direct Rambus Clock Generator Lite |
| ICS9219YGLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Direct Rambus Clock Generator Lite |
| ICS9220 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Programmable RambusTM XDRTM Clock Generator |
| ICS9220B | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Programmable RambusTM XDRTM Clock Generator |
| ICS9222-01 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Dual Memory Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。