- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360784 > ICS9341yF 133MHz Clock Generator and Integrated Buffer for PowerPC⑩ PDF資料下載
參數(shù)資料
| 型號： | ICS9341yF |
| 英文描述： | 133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| 中文描述： | 133MHz的時鐘發(fā)生器和集成緩沖器，用于PowerPC的⑩ |
| 文件頁數(shù)： | 1/9頁 |
| 文件大小： | 207K |
| 代理商： | ICS9341YF |
Integrated
Circuit
Systems, Inc.
General Description
,>
8 63 >8>
0574786
>>34
Features
ICS9341
Block Diagram
133MHz Clock Generator and Integrated Buffer for PowerPC
9341 Rev A 10/12/99
Pin Configuration
48-pin SSOP
!"#$%&'(
!)#$%&'(
* #$%&'(
+!,#-$.%&'(
+!,/#$+!,/%&'(
012#$*%&'(
!%&'34
56787
5571%
9:;
! !<=:
! <=:
<=:
55774@@@4-8>55A1
-5744471%@4*)
),>71%3>8
@ 8 4 >8 ,>
74 4 8$ >> 8>4
> 8 8 -
7-
Power Groups:
012$012B012$C$C
$ B D
..$..B..
*$*B*%&'
+0$+0B DD
D !/$D !/B !/
D+" $+" B+"
PD#
CPUB_STOP#
OUT_SEL (0:1)
PCI_STOP#
SS_EN
X1
X2
OSC
PLL
Spread
Spectrum
REF (0:1)
2
4
4
OUT
OUT/2
CPUCLKB (1:4)
CPUCLKA (1:4)
STOP
C
o
n
t
r
o
l
/ 2
PLL2
8
PCICLK (1:8)
STOP
/ 8
/ 6
/ 5
/ 4
/ 2
/ 4
/ 5
/ 6
/ 3
GNDREF
X1
X2
VDDPCI
PCICLK1
PCICLK2
PCICLK3
PCICLK4
GNDPCI
GNDCPUB
CPUB1
CPUB2
CPUB3
CPUB4
VDDCPUB
VDDPCI
PCICLK5
PCICLK6
PCICLK7
PCICLK8
FS0
FS1
*OUT_SEL0
GNDPCI
REF1
REF0
VDDREF
CPUA1
CPUA2
SS_EN
GNDCPUA
OUT_SEL1*
PD#
VDDCPUA
CPUA3
CPUA4
CPUB_STOP#**
VDDD
VDDOUT
OUT
OUT/2
GNDOUT
GNDA
GNDD
N/C
N/C
*PCI_STOP#
VDDA
I
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9342yF-T | 133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS9342 | 133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS93701 | DDR Phase Lock Loop Clock Driver |
| ICS93701YGT | DDR Phase Lock Loop Clock Driver |
| ICS93705 | DDR Phase Lock Loop Zero Delay Clock Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9342 | 制造商:ICS 制造商全稱:ICS 功能描述:133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS9342AFLF | 制造商:Integrated Device Technology Inc 功能描述: |
| ICS9342YF-T | 制造商:ICS 制造商全稱:ICS 功能描述:133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS93701 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93701YGT | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。