- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360784 > ICS93732G-T Low Cost DDR Phase Lock Loop Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號： | ICS93732G-T |
| 英文描述： | Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| 中文描述： | 低成本的DDR鎖相環(huán)零延遲緩沖器 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大小： | 491K |
| 代理商： | ICS93732G-T |
3
ICS93732
0578H—02/19/04
Absolute Maximum Ratings
Supply Voltage (VDD & AVDD). . . . . . . . . . -0.5V to 3.6V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to V
DD
+0.5 V
Ambient Operating Temperature . . . . . . . . . 0°C to +85°C
Case Temperature . . . . . . . . . . . . . . . . . . . . 115°C
Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under Absolute Maximum Ratingsmay cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above
those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
Electrical Characteristics - Input / Supply / Common Output parameters
T
A
= 0 - 70°C; Supply Voltage AV
DD
, V
DD
= 2.50V ± 0.20V (unless otherwise stated)
PARAMETER
SYMBOL
R
T
= 120W, C
L
= 12 pF at 100MHz
R
T
= 120W, C
L
= 12 pF at 133MHz
I
DDPD
CL=0 pF
Output High Current
I
OH
V
DD
= 2.5V, V
OUT
= 1V
Output Low Current
I
OL
V
DD
= 2.5V, V
OUT
= 1.2V
High Impedance
Ouptut Current
V
DD
= min to max, I
OH
= -1mA
V
DD
= 2.3V, I
OH
= -12mA
V
DD
= min to max, I
OH
= 1mA
V
DD
= 2.3V, I
OH
= 12mA
Output Capacitance
1
C
OUT
V
I
= V
DD
or GND
1. Guaranteed by design, not 100% tested in production.
CONDITIONS
MIN
TYP
236
263
MAX
300
300
100
-29
37
UNITS
mA
mA
mA
-48
29
-33
33
2
2.25
1.95
0.05
0.3
3
V
0.1
0.4
V
pF
Operating Supply Current
I
OZ
V
DD
= 2.7V, V
OUT
= V
DD
or GND
Low-level Output Voltage
V
OL
High-level Output Voltage
mA
10
V
OH
mA
I
DD2.5
Recommended Operation Conditions
T
A
= 0 - 70°C; Supply Voltage AV
DD
, V
DD
= 2.50V ± 0.20V (unless otherwise stated)
PARAMETER
SYMBOL
Analog / Core Supply Volta
AV
DD
Input Voltage Level
V
IN
Output Differential Pair
Crossing Voltage
CONDITIONS
MIN
2.3
2
TYP
2.5
2.5
MAX
2.7
3
UNITS
V
V
1.32
V
V
OC
66/100/133/166MHz, V
DD
=2.50V
1.23
1.25
相關PDF資料 |
PDF描述 |
|---|---|
| ICS93732 | Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93732FLF-T | Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93735 | DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93735F-T | DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93738 | DDR and SDRAM Buffer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS93735 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93735F-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93738 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR and SDRAM Buffer |
| ICS93772AF | 功能描述:IC DDR PLL ZD BUFFER 28-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS93772AFLF | 功能描述:IC DDR PLL ZD BUFFER 28-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。