參數(shù)資料
型號(hào): ICSSSTUB32871A
英文描述: 27-Bit Registered Buffer for DDR2
中文描述: 27位注冊(cè)緩沖DDR2內(nèi)存
文件頁(yè)數(shù): 6/18頁(yè)
文件大?。?/td> 213K
代理商: ICSSSTUB32871A
6
1186G—04/16/07
ICSSSTUB32871A
Parity Functionality Block Diagram
D
21
D
D
LATCHING AND
RESET FUNCTION
see Note (1)
PTYERR
D
Qn
Dn
PARIN
CLOCK
Q
002aaa417
21
(1) This function holds the error for two
cycles. See functional description and
timing diagram.
相關(guān)PDF資料
PDF描述
ICSSSTUB32871AzLFT 27-Bit Registered Buffer for DDR2
ICSSSTUB32871AzT 27-Bit Registered Buffer for DDR2
ICSSSTUB32872A 28-Bit Registered Buffer for DDR2
ICSSSTUBF32866A 25-Bit Configurable Registered Buffer for DDR2
ICSSSTUBF32866Az(LF)T 25-Bit Configurable Registered Buffer for DDR2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUB32871AZLFT 制造商:ICS 制造商全稱:ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32871AZT 制造商:ICS 制造商全稱:ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32872A 制造商:ICS 制造商全稱:ICS 功能描述:28-Bit Registered Buffer for DDR2
ICSSSTUBF32866A 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTUBF32866AZ(LF)T 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2