- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360788 > ICSSSTUB32871AzT 27-Bit Registered Buffer for DDR2 PDF資料下載
參數(shù)資料
| 型號： | ICSSSTUB32871AzT |
| 英文描述： | 27-Bit Registered Buffer for DDR2 |
| 中文描述： | 27位注冊緩沖DDR2內(nèi)存 |
| 文件頁數(shù)： | 12/18頁 |
| 文件大小： | 213K |
| 代理商： | ICSSSTUB32871AZT |
12
1186G—04/16/07
ICSSSTUB32871A
Switching Characteristics
(over recommended operating free-air temperature range, unless otherwise noted)
Symbol
Parameter
Measurement
Conditions
MIN
MAX
Units
fmax
Max input clock frequency
410
MHz
t
PDM
Propagation delay, single
bit switching
Low to High propagation
delay
High to low propagation
delay
Propagation delay
simultaneous switching
High to low propagation
delay
Low to High propagation
delay
1. Guaranteed by design, not 100% tested in production.
CLK
↑
and
CLK
↓
to Qn
1.25
1.9
ns
t
LH
CLK
↑
and
CLK
↓
to
PTYERR
CLK
↑
and
CLK
↓
to
PTYERR
1.2
3
ns
t
HL
0.9
3
ns
t
PDMSS
CLK
↑
and
CLK
↓
to Qn
2
ns
t
PHL
RESET
↓
to Qn
↓
3
ns
t
PLH
RESET
↓
to
PTYERR
↑
3
ns
Timing Requirements
(over recommended operating free-air temperature range, unless otherwise noted)
MIN
MAX
410
f
clock
t
W
t
ACT
Clock frequency
Pulse duration
Differential inputs active time
MHz
ns
ns
1
10
t
INACT
Differential inputs inactive time
15
ns
t
S
Data before CLK
↑
,
CLK
↓
DCS0
,
DSC1
before CLK
↑
,
CLK
↓
,
CSR
HIGH
DCS
, DODT, DCKE and Dn
after CLK
↑
,
CLK
↓
0.6
0.7
Hold time
0.6
ns
Hold time
PAR_IN after CLK
↑
,
CLK
↓
0.5
ns
1 - Guaranteed by design, not 100% tested in production.
2 - For data signal input slew rate of 1V/ns.
3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.
4 - CLK/
CLK
signal input slew rate of 1V/ns.
SYMBOL
Notes:
t
H
V
DD
= 1.8V ±0.1V
UNITS
PARAMETERS
ns
Setup time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUB32872A | 28-Bit Registered Buffer for DDR2 |
| ICSSSTUBF32866A | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUBF32866Az(LF)T | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUF32864A | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUF32864AYHLF-T | 25-Bit Configurable Registered Buffer for DDR2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTUB32872A | 制造商:ICS 制造商全稱:ICS 功能描述:28-Bit Registered Buffer for DDR2 |
| ICSSSTUBF32866A | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUBF32866AZ(LF)T | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUF32864A | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUF32864AYHLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。