- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65576 > IDT5V9351PFI8 (INTEGRATED DEVICE TECHNOLOGY INC) 5V SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | IDT5V9351PFI8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 5V SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | TQFP-32 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 96K |
| 代理商： | IDT5V9351PFI8 |
INDUSTRIALTEMPERATURERANGE
IDT5V9351
LOWVOLTAGEPLLCLOCKDRIVER
5
PLL INPUT REFERENCE CHARACTERISTICS
VCC = 3.3V ± 5%, TA = -40°C to +85°C
Symbol
Parameter
Min.
Max
Unit
tR, tF
TCLK Input Rise/Fall Levels, 0.8V to 2V
—
1
ns
÷2feedback
100
200
fREF
Reference Input Frequency(1)
÷4feedback
50
100
MHz
÷8feedback
25
50
Static Test Mode
0
300
fREFDC
Reference Input Duty Cycle
25
75
%
NOTE:
1. Maximum and minimum input reference is limited by the VCO lock range and the feedback divider for the TCLK or PECL_CLK inputs.
AC ELECTRICAL CHARACTERISTICS (1)
T= -40°C to +85°C, VCC = 3.3V ± 5%
Symbol
Parameter
Conditions
Min.
Typ.
Max
Unit
tR, tF
Output Rise/Fall Time
0.55V to 2.4V
0.1
—
1
ns
VPP
Peak-to-PeakInputVoltage
LVPECL
500
—
1000
mV
VCMR
Common Mode Range(2)
LVPECL
1.2
—
VCC - 0.9
V
100-200 MHz
45
50
55
tPW
Output Duty Cycle
50-100 MHz
47.5
50
52.5
%
25-50 MHz
48.75
50
51.75
tSK(O)
Output to Output Skew
—
150
ps
fVCO
PLL VCO Lock Range
200
—
400
MHz
÷2output
100
—
200
fMAX
Maximum Output Frequency
÷4output
50
—
100
MHz
÷8output
25
—
50
tPD
Propagation Delay (Static Phase Offset)
TCLK to FBIN
-50
—
150
ps
PECL_CLK to FBIN
25
—
325
tPLZ,tPHZ
OutputDisableTime
—
10
ns
tPZL,tPZH
OutputEnableTime
—
10
ns
÷2feedback
-3dbpointof
—
9 - 20
—
BW
PLL Closed Loop Bandwidth
÷4feedback
PLLtransfer
—
3 - 9.5
—
MHz
÷8feedback
characteristic
—
1.2 - 2.1
—
tJ
Cycle-to-Cycle Jitter
÷ 4feedback
RMS Value
—
10
22
ps
(SingleOutputFrequencyConfiguration)
tJIT(PER)
Period Jitter
÷4feedback
RMS Value
—
8
15
ps
(SingleOutputFrequencyConfiguration)
tJIT (
φ)
I/O Phase Jitter
RMS Value
—
4 - 17
—
ps
tLOCK
Maximum PLL Lock Time
—
1
ms
NOTES:
1. AC Characteristics apply for parallel output termination of 50
Ω to VTT.
2. VCMR(AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range and the input swing lies within VPP(AC)
specifications.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5V9352PFI8 | 5V SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| IDT5V9910A-5SOG | 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDT5V9910A-5SOGI | 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDT5V991A-2JRC | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| IDT5V993A-5QGI8 | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5V9352PFGI | 功能描述:IC BUFFER ZD PLL CLK DVR 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5V9352PFGI8 | 功能描述:IC BUFFER ZD PLL CLK DVR 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5V9855-003PFI | 制造商:INT_DEV_TECH 功能描述: |
| IDT5V9885ANLGI | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5V9885BNLGI | 功能描述:IC CLK GEN 3.3V EEPROM 28-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。