- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377240 > IDT5V9950PFI (INTEGRATED DEVICE TECHNOLOGY INC) Scan Test Devices With 18-Bit Bus Transceivers And Registers 64-LQFP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT5V9950PFI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | Scan Test Devices With 18-Bit Bus Transceivers And Registers 64-LQFP -40 to 85 |
| 中文描述： | 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | TQFP-32 |
| 文件頁數(shù)： | 2/9頁 |
| 文件大?。?/td> | 67K |
| 代理商： | IDT5V9950PFI |
2
INDUSTRIAL TEMPERATURE RANGE
IDT5V9950
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK II JR.
PIN CONFIGURATION
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability.
ABSOLUTE MAX IMUM RATINGS
(1)
Symbol
Description
V
DDQ
, V
DD
Supply Voltage to Ground
V
I
DC Input Voltage
REF Input Voltage
MaximumPower
Dissipation
T
STG
Storage Temperature Range
Max
Unit
V
V
V
W
–0.5 to +4.6
–0.5 to V
DD
+0.5
–0.5 to +5.5
0.7
1.1
–65 to +150
T
A
= 85°C
T
A
= 55°C
°C
NOTE:
1. Capacitance applies to all inputs except TEST, FS, nF
[1:0]
, and DS
[1:0]
.
CAPACITANCE
(T
A
= +25°C, f = 1MHz, V
IN
= 0V)
Parameter
Description
C
IN
Input Capacitance
Typ.
5
Max.
7
Unit
pF
31
10
3
1
30
29
28
27
26
25
11
12
13
14
15
16
F
R
G
T
2
1
3
0
F
2
1
2
0
V
D
V
D
V
D
32
9
3
0
G
2
0
1
2
3
4
5
6
7
8
3F
1
4F
0
4F
1
PE
4Q
1
4Q
0
GND
V
DDQ
18
GND
24
23
22
21
20
19
sOE
1F
1
1F
0
1Q
0
1Q
1
V
DDQ
17
GND
TQFP
TOP VIEW
NOTE:
1. When TEST = MID and
sOE
= HIGH, PLL remains active
with nF[
1:0
] = LL functioning as an output disable control for individual output banks. Skew selections remain in
effect unless nF[
1:0
] = LL.
PIN DESCRIPTION
Pin Name
REF
FB
TEST
(1)
Type
IN
IN
IN
Description
Reference Clock Input
Feedback Input
When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control Summary
Table) remain in effect. Set LOW for normal operation.
Synchronous Output Enable. When HIGH, it stops clock outputs (except 2Q
0
and 2Q
1
) in a LOW state (for PE = H) - 2Q
0
and 2Q
1
may
be used as the feedback signal to maintain phase lock. When TEST is held at MID level and
sOE
is HIGH, the nF[
1:0
] pins act as output
disable controls for individual banks when nF[
1:0
] = LL. Set
sOE
LOW for normal operation (has internal pull-down).
Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference
clock (has internal pull-up).
3-level inputs for selecting 1 of 9 skew taps or frequency functions
Selects appropriate oscillator circuit based on anticipated frequency range. (See Programmable Skew Range.)
Four banks of two outputs with programmable skew
Power supply for output buffers
Power supply for phase locked loop, lock output, and other internal circuitry
Ground
sOE
(1)
IN
PE
IN
nF
[1:0]
FS
nQ
[1:0]
V
DDQ
V
DD
GND
IN
IN
OUT
PWR
PWR
PWR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5V9955 | Scan Test Devices With 18-Bit Bus Transceivers And Registers 64-LQFP -40 to 85 |
| IDT5V995 | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5V995PFGI | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5V995PFI | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT6116 | CMOS STATIC RAM 16K (2K x 8 BIT) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5V9955BFGI | 功能描述:IC CLK DVR PLL 3.3 PROGR 96FBGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ W 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| IDT5V9955BFGI8 | 功能描述:IC CLK DVR PLL 3.3 PROGR 96FBGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ W 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| IDT5V9955BFI | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5V995PFGI | 功能描述:IC CLK DVR PLL 3.3V PROGR 44TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ II 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| IDT5V995PFGI8 | 功能描述:IC CLK DVR PLL 3.3V PROGR 44TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ II 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。