Figure 4. Programmable Flag Offset Programm" />
參數(shù)資料
型號(hào): IDT72261LA15TF8
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 27/27頁
文件大?。?/td> 0K
描述: IC FIFO 8192X18 LP 15NS 64QFP
標(biāo)準(zhǔn)包裝: 1,250
系列: 7200
功能: 同步
存儲(chǔ)容量: 144K(8K x 18)
數(shù)據(jù)速率: 67MHz
訪問時(shí)間: 15ns
電源電壓: 4.5 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
包裝: 帶卷 (TR)
其它名稱: 72261LA15TF8
9
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72261LA/72271LA SuperSync FIFO
16,384 x 9 and 32,768 x 9
Figure 4. Programmable Flag Offset Programming Sequence
Figure 3. Offset Register Location and Default Values
EMPTY OFFSET (LSB) REG.
8
7
0
EMPTY OFFSET (MSB) REG.
00H
85
0
IDT72261LA
16,384 x 9 BIT
FULL OFFSET (LSB) REG.
8
7
0
FULL OFFSET (MSB) REG.
00H
85
0
DEFAULT VALUE
07FH if
LD is LOW at Master Reset
3FFH if
LD is HIGH at Master Reset
DEFAULT VALUE
07FH if
LD is LOW at Master Reset
3FFH if
LD is HIGH at Master Reset
4671 drw 06
IDT72271LA
32,768 x 9 BIT
EMPTY OFFSET (LSB) REG.
8
7
0
EMPTY OFFSET (MSB) REG.
00H
86
0
FULL OFFSET (LSB) REG.
8
7
0
FULL OFFSET (MSB) REG.
00H
86
0
DEFAULT VALUE
07FH if
LD is LOW at Master Reset
3FFH if
LD is HIGH at Master Reset
DEFAULT VALUE
07FH if
LD is LOW at Master Reset
3FFH if
LD is HIGH at Master Reset
NOTES:
1. The programming method can only be selected at Master Reset.
2. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
3. The programming sequence applies to both IDT Standard and FWFT modes.
WCLK
RCLK
Selection
X
Parallel write to registers:
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
X
Parallel read from registers:
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
X
No Operation
X
Write Memory
X
Read Memory
X
No Operation
4671 drw 07
LD
0
X
1
0
WEN
0
1
0
X
1
REN
1
0
1
X
0
1
X
Serial shift into registers:
28 bits for the 72261LA
SEN
1
X
0
30 bits for the 72271LA
1 bit for each rising WCLK edge
Starting with Empty Offset (LSB)
Ending with Full Offset (MSB)
相關(guān)PDF資料
PDF描述
MS27473E16A26PA CONN PLUG 26POS STRAIGHT W/PINS
IDT72255LA20TFI8 IC FIFO 8KX18 LP 20NS 64QFP
VI-B1P-MY CONVERTER MOD DC/DC 13.8V 50W
VI-26L-IW-F2 CONVERTER MOD DC/DC 28V 100W
IDT72255LA15TF8 IC FIFO 8KX18 LP 15NS 64QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72261LA15TFGI 功能描述:IC FIFO 8192X18 LP 15NS 64QFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72261LA15TFGI8 功能描述:IC FIFO 8192X18 LP 15NS 64QFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72261LA15TFI 功能描述:IC FIFO 8192X18 LP 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72261LA15TFI8 功能描述:IC FIFO 8192X18 LP 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72261LA20PF 功能描述:IC FIFO 8192X18 LP 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF