- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9996 > IDT723631L20PFI8 (IDT, Integrated Device Technology Inc)IC FIFO SYNC 512X36 120-TQFP PDF資料下載
參數(shù)資料
| 型號： | IDT723631L20PFI8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 16/21頁 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 512X36 120-TQFP |
| 標準包裝： | 750 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲容量： | 18.4K（512 x 36） |
| 數(shù)據(jù)速率： | 50MHz |
| 訪問時間： | 20ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 120-LQFP |
| 供應商設備封裝： | 120-TQFP（14x14） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 723631L20PFI8 |
4
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT723631/723641/723651 CMOS SyncFIFO
512 x 36, 1,024 x 36 and 2,048 x 36
PIN DESCRIPTION
Symbol
Name
I/O
Description
A0-A35
Port-A Data
I/O
36-bit bidirectional data port for side A.
AE
Almost-Empty
O
Programmable flag synchronized to CLKB. It is LOW when the number of words in the FIFO is less than or equal to the value in
Flag
the Almost-Empty register (X).
AF
Almost-Full
O
Programmable flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO is less than or equal to the
Flag
value in the Almost-Full Offset register (Y).
B0-B35
Port-B Data
I/O
36-bit bidirectional data port for side B.
CLKA
Port-A Clock
I
CLKA is a continuous clock that synchronizes all data transfers through port-A and may be asynchronous or coincident to CLKB.
IR and
AF are synchronous to the LOW-to-HIGH transition of CLKA.
CLKB
Port-B Clock
I
CLKB is a continuous clock that synchronizes all data transfers through port-B and may be asynchronous or coincident to CLKA.
OR and
AE are synchronous to the LOW-to-HIGH transition of CLKB.
CSA
Port-A Chip
I
CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The A0-A35 outputs are in the
Select
high-impedance state when
CSA is HIGH.
CSB
Port-B Chip
I
CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the
Select
high-impedance state when
CSB is HIGH.
ENA
Port-A Enable
I
ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A.
ENB
Port-B Enable
I
ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B.
FS1/
Flag-Offset
I
FS1/
SEN and FS0/SD are dual-purpose inputs used for flag Offset register programming. During a device reset, FS1/SEN and
SEN,
Select 1/
FS0/SD selects the flag offset programming method. Three Offset register programming methods are available: automatically
Serial Enable
load one of two preset values, parallel load from port A, and serial load.
FS0/SD
Flag Offset 0/
When serial load is selected for flag Offset register programming, FS1/
SENis used as an enable synchronous to the LOW-to-
Serial Data
HIGH transition of CLKA. When FS1/
SEN is LOW, a rising edge on CLKA load the bit present on FS0/SD into the X and Y
registers. The number of bit writes required to program the Offset registers is 18/20/22. The first bit write stores the Y-register
MSB and the last bit write stores the X-register LSB.
IR
Input Ready
O
IR is synchronized to the LOW-to-HIGH transition of CLKA. When IR is LOW, the FIFO is full and writes to its array are
Flag
disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit
data and prevents further writes. IR is set LOW during reset and is set HIGH after reset.
MBA
Port-A Mailbox
I
A HIGH level chooses a mailbox register for a port-A read or write operation.
Select
MBB
Port-B Mailbox
I
A HIGH level chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH
Select
level on MBB selects data from the mail1 register for output and a LOW level selects FIFO data for output.
MBF1
Mail1 Register
O
MBF1 is set LOW by the LOW-to-HIGH transition of CLKA that writes data to the mail1 register. MBF1 is set HIGH by a
Flag
LOW-to-HIGH transition of CLKB when a port-B readis selected and MBB is HIGH.
MBF1 is set HIGH by a reset.
MBF2
Mail2 Register
O
MBF2 is set LOW by the LOW-to-HIGH transition of CLKB that writes data to the mail2 register. MBF2 is set HIGH by a
Flag
LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH.
MBF2 is set HIGH by a reset.
OR
Output Ready
O
OR is synchronized to the LOW-to-HIGH transition of CLKB. When OR is LOW, the FIFO is empty and reads are disabled.
Flag
Ready data is present in the output register of the FIFO when OR is HIGH. OR is forced LOW during the reset and goes
HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory.
RFM
Read From
I
When the FIFO is in retransmit mode, a HIGH on RFM enables a LOW-to-HIGH transition of CLKB to reset the read pointer
Mark
tothebeginningretransmitlocationandoutputthefirstselectedretransmitdata.
RST
Reset
I
To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while
RST
is LOW. The LOW-to-HIGH transition of
RST latches the status of FS0 and FS1 for AF and AE offset selection.
RTM
Retransmit
I
When RTM is HIGH and valid data is present in the FIFO output register (OR is HIGH), a LOW-to-HIGH transition of CLKB
Mode
selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial
retransmit point until a LOW- to-HIGH transition of CLKB occurs while RTM is LOW, taking the FIFO out of retransmit mode.
W/
RA
Port-A Write/
I
A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The
Read Select
A0-A35 outputs are in the high-impedance state when W/
RA is HIGH.
W/RB
Port-B Write/
I
A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The
Read Select
B0-B35 outputs are in the high-impedance state when
W/RB is LOW.
相關PDF資料 |
PDF描述 |
|---|---|
| ISL26313FBZ | IC ADC 12BIT SPI/SRL 125K 8SOIC |
| IDT723643L15PF8 | IC FIFO SYNC 1024X36 128QFP |
| XRT83SL38IB | IC LIU SH T1/E1/J1 OCTAL 225BGA |
| MS27472T10B35SC | CONN RCPT 13POS WALL MNT W/SCKT |
| XRT75R03IVTR-F | IC LIU E3/DS3/STS-1 3CH 128LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT723631L20PQF | 功能描述:IC FIFO SYNC 512X36 132-PQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723631L20PQFI | 功能描述:IC FIFO SYNC 512X36 132-PQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723632L12PF | 功能描述:IC FIFO SYNC 512X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723632L12PF8 | 功能描述:IC FIFO SYNC 512X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723632L12PQF | 功能描述:IC FIFO SYNC 512X36X2 132QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購，3分鐘左右您將得到回復。