- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9995 > IDT72825LB15PF (IDT, Integrated Device Technology Inc)IC FIFO SYNC DL 1024X18 128TQFP PDF資料下載
參數(shù)資料
| 型號： | IDT72825LB15PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 25/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO SYNC DL 1024X18 128TQFP |
| 標(biāo)準(zhǔn)包裝： | 72 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲容量： | 18.4K（1K x 18） |
| 數(shù)據(jù)速率： | 67MHz |
| 訪問時間： | 15ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 托盤 |
| 其它名稱： | 72825LB15PF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
8
JANUARY 13, 2009
TABLE 1 — STATUS FLAGS FOR IDT STANDARD MODE
Number of Words in FIFO
IDT72805LB
IDT72815LB
IDT72825LB
IDT72835LB
IDT72845LB
FF PAF HF PAE EF
00
0
H
L
1 to n(1)
HH
H
L
H
(n + 1) to 128
(n + 1) to 256
(n + 1) to 512
(n + 1) to 1,024
(n + 1) to 2,048
H
129 to (256-(m+1))(2)
257 to (512-(m+1))(2)
513 to (1,024-(m+1))(2)
1,025 to (2,048-(m+1))(2)
2,049 to (4,096-(m+1))(2)
HH
L
H
(256-m) to 255
(512-m) to 511
(1,024-m) to 1,023
(2,048-m) to 2,047
(4,096-m) to 4,095
H
L
H
256
512
1,024
2,048
4,096
L
H
TABLE 2 — STATUS FLAGS FOR FWFT MODE
Number of Words in FIFO
IDT72805LB
IDT72815LB
IDT72825LB
IDT72835LB
IDT72845LB
IR PAF HF PAE OR
00
0
L
H
L
H
1 to (n + 1)(1)
LH
HL
L
(n + 2) to 129
(n + 2) to 257
(n + 2) to 513
(n + 2) to 1,025
(n + 2) to 2,049
L
H
L
130 to (257-(m+1))(2)
258 to (513-(m+1))(2)
514 to (1,025-(m+1))(2)
1,026 to (2,049-(m+1))(2)
2,050 to (4,097-(m+1))(2)
LHLHL
(257-m) to 256
(513-m) to 512
(1,025-m) to 1,024
(2,049-m) to 2,048
(4,097-m) to 4,096
LL
L
H
L
257
513
1,025
2,049
4,097
H
L
H
L
NOTES:
1. n = Empty offset (Default Values : IDT72805LB n = 31, IDT72815LB n = 63, IDT72825LB/72835LB/72845LB n = 127)
2. m = Full Offset (Default Values : IDT72805LB m = 31, IDT72815LB m = 63, IDT72825LB/72835LB/72845LB m = 127)
NOTES:
1. n = Empty offset (Default Values : IDT72805LB n=31, IDT72815LB n = 63, IDT72825LB/72835LB/72845LB n = 127)
2. m = Full offset (Default Values : IDT72805LB m=31, IDT72815LB m = 63, IDT72825LB/72835LB/72845LB m = 127)
by bringing the
LD pin HIGH, the FIFO is returned to normal read/write
operation. When the
LD pin and WEN are again set LOW, the next offset
register in sequence is written.
The contents of the offset registers can be read on the data output lines
Q0-Q11 when the
LD pin is set LOW and REN is set LOW. Data can then be
read on the next LOW-to-HIGH transition of RCLK. The first transition of
RCLK will present the Empty Offset value to the data output lines. The next
transition of RCLK will present the Full offset value. Offset register content
can be read out in the IDT Standard mode only. It cannot be read in the
FWFT mode.
SYNCHRONOUS vs ASYNCHRONOUS PROGRAMMABLE FLAG TIM-
ING SELECTION
The IDT72805LB/72815LB/72825LB/72835LB/72845LB can be config-
ured during the "Configuration at Reset" cycle described in Table 3 with
either asynchronous or synchronous timing for
PAE and PAF flags.
If asynchronous
PAE/PAF configuration is selected (as per Table 3), the
PAE is asserted LOW on the LOW-to-HIGH transition of RCLK. PAE is reset
to HIGH on the LOW-to-HIGH transition of WCLK. Similarly, the
PAF is
asserted LOW on the LOW-to-HIGH transition of WCLK and
PAF is reset
to HIGH on the LOW-to-HIGH transition of RCLK. For detail timing dia-
grams, see Figure 13 for asynchronous
PAE timing and Figure 14 for
asynchronous
PAF timing.
If synchronous
PAE/PAF configuration is selected, the PAE is asserted
and updated on the rising edge of RCLK only and not WCLK. Similarly,
PAF
is asserted and updated on the rising edge of WCLK only and not RCLK. For
detail timing diagrams, see Figure 22 for synchronous
PAE timing and
Figure 23 for synchronous
PAF timing.
REGISTER-BUFFERED FLAG OUTPUT SELECTION
The IDT72805LB/72815LB/72825LB/72835LB/72845LB can be config-
ured during the "Configuration at Reset" cycle described in Table 4 with
single, double or triple register-buffered flag output signals. The various
combinations available are described in Table 4 and Table 5. In general,
going from single to double or triple buffered flag outputs removes the
possibility of metastable flag indications on boundary states (i.e, empty or
full conditions). The trade-off is the addition of clock cycle delays for the
respective flag to be asserted. Not all combinations of register-buffered flag
outputs are supported. Register-buffered outputs apply to the Empty Flag
and Full Flag only. Partial flags are not effected. Table 4 and Table 5
summarize the options available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27472T12F35P | CONN RCPT 22POS WALL MNT W/PINS |
| IDT72V3650L6PFG8 | IC FIFO SS 2048X36 6NS 128-TQFP |
| MS3100A28-2P | CONN RCPT 14POS WALL MNT W/PINS |
| MS27473E10F35SA | CONN PLUG 13POS STRAIGHT W/SCKT |
| MS27497T8F35PA | CONN RCPT 6POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72825LB15PF8 | 功能描述:IC FIFO SYNC DL 1024X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72825LB15PFGI | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC DL 1024X18 128TQFP |
| IDT72825LB15PFGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC DL 1024X18 128TQFP |
| IDT72825LB15PFI | 功能描述:IC FIFO SYNC DL 1024X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72825LB15PFI8 | 功能描述:IC FIFO SYNC DL 1024X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。