IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync 18-BIT/9-BIT FIFO
參數(shù)資料
型號: IDT72T18125L4-4BB
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 39/55頁
文件大小: 0K
描述: IC FIFO 524X18 2.5V 4NS 240BGA
標(biāo)準(zhǔn)包裝: 1
系列: 72T
功能: 異步,同步
存儲容量: 9M(512K x 18)
數(shù)據(jù)速率: 10MHz
訪問時間: 3.4ns
電源電壓: 2.375 V ~ 2.625 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 240-BGA
供應(yīng)商設(shè)備封裝: 240-PBGA(19x19)
包裝: 托盤
其它名稱: 72T18125L4-4BB
44
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync 18-BIT/9-BIT FIFO 2Kx18/4Kx9, 4Kx18/
8Kx9, 8Kx18/16Kx9, 16Kx18/32Kx9, 32Kx18/64Kx9, 64Kx18/128Kx9, 128Kx18/256Kx9, 256Kx18/512Kx9, 512Kx18/1Mx9
FEBRUARY 10, 2009
Figure 20. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
NOTES:
1. x9 to x9 mode: X =12 for the IDT72T1845, X = 13 for the IDT72T1855, X = 14 for the IDT72T1865, X = 15 for the IDT72T1875, X = 16 for the IDT72T1885, X = 17 for the IDT72T1895,
X = 18 for the IDT72T18105, X = 19 for the IDT72T18115 and X = 20 for the IDT72T18125.
2. All other modes: X=11 for the IDT72T1845, X = 12 for the IDT72T1855, X = 13 for the IDT72T1865, X = 14 for the IDT72T1875, X = 15 for the IDT72T1885 and X = 16 for the IDT72T1895,
X = 17 for the IDT72T18105, X = 18 for the IDT72T18115 and X = 19 for the IDT72T18125.
SCLK
SEN
SI
5909 drw24
LD
EMPTY OFFSET
FULL OFFSET
BIT X
(1)
tSENS
tLDS
tSDS
tSENH
tLDS
BIT X
(1)
BIT 1
tENH
tLDH
tSDH
tSCLK
tSCKH
tSCKL
BIT 1
NOTES:
1.
OE = LOW.
2. The timing diagram illustrates reading of offset registers with an output bus width of 18 bits.
3. The offset registers cannot be read on consecutive RCLK cycles. The read must be disabled (
REN = HIGH) for a minimum of one RCLK cycle in between register accesses.
Figure 22. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes)
Figure 21. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
NOTES:
1. This timing diagram is based on programming with a x18 bus width.
2. Overwrites previous offset value.
WCLK
LD
WEN
D0 - D17
5909 drw25
tLDS
tENS
PAE OFFSET
tDS
tDH
tLDH
tENH
tCLK
tCLKH
tCLKL
PAF OFFSET
PAE(2) OFFSET
PAF(2) OFFSET
tDH
tDS
tLDH
tENH
RCLK
LD
REN
Q0 - Q17
DATA IN OUTPUT REGISTER
PAE OFFSET VALUE
PAF OFFSET VALUE
5909 drw26
tLDH
tENH
tCLK
tCLKL
tCLKH
tA
tLDS
tLDH
tLDS
tLDH
tLDS
tENS
tENH
tENS
tENH
tENS
tA
PAE OFFSET
tA
相關(guān)PDF資料
PDF描述
IDT72T36125L5BBI IC FIFO 524X18 5NS 240BGA
IDT72T36135ML5BBG IC FIFO 1MX18 5NS 240BGA
IDT72T72115L5BBI IC FIFO 131072X72 5NS 324-BGA
IDT72V06L15J IC ASYNCH 8192X18 15NS 32PLCC
IDT72V2105L15PFI IC FIFO SUPERSYNCII 15NS 64-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72T18125L4-4BBG 功能描述:IC FIFO 524X18 2.5V 4NS 240BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:90 系列:74ABT 功能:同步,雙端口 存儲容量:4.6K(64 x 36 x2) 數(shù)據(jù)速率:67MHz 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:120-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:120-HLQFP(14x14) 包裝:托盤 產(chǎn)品目錄頁面:1005 (CN2011-ZH PDF) 其它名稱:296-3984
IDT72T18125L5BB 功能描述:IC FIFO 524X18 2.5V 5NS 240BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T18125L5BBGI 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 524X18 2.5V 5NS 240BGA
IDT72T18125L5BBI 功能描述:IC FIFO 524X18 2.5V 5NS 240BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:90 系列:74ABT 功能:同步,雙端口 存儲容量:4.6K(64 x 36 x2) 數(shù)據(jù)速率:67MHz 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:120-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:120-HLQFP(14x14) 包裝:托盤 產(chǎn)品目錄頁面:1005 (CN2011-ZH PDF) 其它名稱:296-3984
IDT72T18125L6-7BB 功能描述:IC FIFO 524X18 2.5V 6-7NS 240BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433