- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2077 > IDT72V3676L10PF (IDT, Integrated Device Technology Inc)IC FIFO 16384X36 10NS 128QFP PDF資料下載
參數(shù)資料
| 型號： | IDT72V3676L10PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 4/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO 16384X36 10NS 128QFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | 72V |
| 功能： | 異步 |
| 存儲容量： | 576K（16K x 36） |
| 數(shù)據(jù)速率： | 100MHz |
| 訪問時間： | 10ns |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 托盤 |
| 其它名稱： | 72V3676L10PF |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
12
COMMERCIALTEMPERATURERANGE
IDT72V3656/72V3666/72V3676 3.3V CMOS TRIPLE BUS SyncFIFOTM
WITH BUS MATCHING 2,048 x 36 x 2, 4,096 x 36 x 2 and 8,192 x 36 x 2
FS2
FS1/
SEN
FS0/SD
MRS1
MRS2
X1 AND Y1 REGlSTERS(1)
X2 AND Y2 REGlSTERS(2)
HH
H
↑
X64
X
HH
H
X
↑
X64
HH
L
↑
X16
X
HH
L
X
↑
X16
HL
H
↑
X8
X
HL
H
X
↑
X8
LH
H
↑
X
256
X
LH
H
X
↑
X
256
LL
H
↑
X
1,024
X
LL
H
X
↑
X
1,024
LH
L
↑↑
Serial programming via SD
HL
L
↑↑
Parallel programming via Port A(3,5)
LL
L
↑↑
IP Mode(4, 5)
modeusestheEmptyFlagfunction(
EFA,EFB)toindicatewhetherornotthere
are any words present in the FIFO memory. It uses the Full Flag function (
FFA,
FFC)toindicatewhetherornottheFIFOmemoryhasanyfreespaceforwriting.
In IDT Standard mode, every word read from the FIFO, including the first, must
be requested using a formal read operation.
Once the Master Reset (
MRS1, MRS2) input is HIGH, a LOW on the BE/
FWFTinputduringthenextLOW-to-HIGHtransitionofCLKA(forFIFO1)and
CLKC (for FIFO2) will select FWFT mode. This mode uses the Output Ready
function (ORA, ORB) to indicate whether or not there is valid data at the data
outputs (A0-A35 or B0-B17). It also uses the Input Ready function (IRA, IRC)
to indicate whether or not the FIFO memory has any free space for writing. In
theFWFTmode,thefirstwordwrittentoanemptyFIFOgoesdirectlytothedata
outputs, no read request necessary. Subsequent words must be accessed by
performing a formal read operation.
Following Master Reset, the level applied to the BE/
FWFTinputtochoose
the desired timing mode must remain static throughout FIFO operation. Refer
to Figure 4 (FIFO1 Master Reset) and Figure 5 (FIFO2 Master Reset) for First
Word Fall Through select timing diagrams.
PROGRAMMING THE ALMOST-EMPTY AND ALMOST-FULL FLAGS
FourregistersintheseFIFOsareusedtoholdtheoffsetvaluesfortheAlmost-
EmptyandAlmost-Fullflags.ThePortBAlmost-Emptyflag(
AEB)Offsetregister
is labeled X1 and the Port A Almost-Empty flag (
AEA)Offsetregisterislabeled
X2. The Port A Almost-Full flag (
AFA)OffsetregisterislabeledY1andthePort
CAlmost-Fullflag(
AFC)OffsetregisterislabeledY2.Theindexofeachregister
namecorrespondstoitsFIFOnumber.TheOffsetregisterscanbeloadedwith
preset values during the reset of a FIFO, programmed in parallel using the
FIFO’s Port A data inputs, or programmed in serial using the Serial Data (SD)
input (see Table 1).
FS0/SD, FS1/
SEN and FS2 function the same way in both IDT Standard
and FWFT modes.
— PRESET VALUES
ToloadaFIFO’sAlmost-EmptyflagandAlmost-FullflagOffsetregisterswith
oneofthefivepresetvalueslistedinTable1,theflagselectinputsmustbeHIGH
or LOW during a master reset. For example, to load the preset value of 64 into
X1andY1,FS0,FS1andFS2mustbeHIGHwhenFlFO1reset(
MRS1)returns
HIGH. Flag Offset registers associated with FIFO2 are loaded with one of the
preset values in the same way with FIFO2 Master Reset (
MRS2) toggled
simultaneously with FIFO1 Master Reset (
MRS1). For relevant Preset value
loading timing diagrams, see Figure 4 and 5.
— PARALLEL LOAD FROM PORT A
To program the X1, X2, Y1, and Y2 registers from Port A, perform a Master
Reset on both FlFOs simultaneously with FS2 HIGH or LOW, FS0 and FS1
LOW during the LOW-to-HIGH transition of
MRS1 and MRS2. The state of
FS2atthispointofresetwilldeterminewhethertheparallelprogrammingmethod
has Interspersed Parity or Non-Interspersed Parity. Refer to Table 1 for Flag
Programming Flag Offset setup . It is important to note that once parallel
programming has been selected during a Master Reset by holding both FS0
& FS1 LOW, these inputs must remain LOW during all subsequent FIFO
operation. They can only be toggled HIGH when future Master Resets are
performed and other programming methods are desired.
After this reset is complete, the first four writes to FIFO1 do not store data in
RAM but load the Offset registers in the order Y1, X1, Y2, X2. For Non-
InterspersedParitymodethePortAdatainputsusedbytheOffsetregistersare
(A10-A0), (A11-A0), or (A12-A0) for the IDT72V3656, IDT72V3666, or
IDT72V3676,respectively.ForInterspersedParitymodethePortAdatainputs
used by the Offset registers are (A11-A9, A7-A0), (A12-A9, A7-A0), or (A13-
A9, A7-A0) for the IDT72V3656, IDT72V3666, or IDT72V3676, respectively.
The highest numbered input is used as the most significant bit of the binary
number in each case. Valid programming values for the registers range from
1 to 2,044 for the IDT72V3656; 1 to 4,092 for the IDT72V3666; and 1 to 8,188
for the IDT72V3676. After all the Offset registers are programmed from Port A,
the Port C Full/Input Ready flag (
FFC/IRC)issetHIGH,andbothFIFOsbegin
normal operation. Refer to Figure 8 for a timing diagram illustration for parallel
programming of the flag offset values.
TABLE 1
FLAG PROGRAMMING
NOTES:
1. X1 register holds the offset for
AEB; Y1 register holds the offset for AFA.
2. X2 register holds the offset for
AEA; Y2 register holds the offset for AFC.
3. When this method of parallel programming is selected, Port A will assume Non-Interspersed Parity.
4. When IP Mode is selected, only parallel programming of the offset values via Port A, can be performed and Port A will assume Interspersed Parity.
5. IF parallel programming is selected during a Master Reset, then FS0 & FS1 must remain LOW during FIFO operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V3690L6PF | IC FIFO SS 32768X36 6NS 128-TQFP |
| IDT72V70180PFG | IC DGTL SW 128X128 3.3V 64-TQFP |
| IDT72V70190PFG | IC DGTL SW 256X256 3.3V 64-TQFP |
| IDT72V70200PFG | IC DGTL SW 512X512 3.3V 100-TQFP |
| IDT72V70210DAG | IC DGTL SW 1024X1024 144-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V3676L10PF8 | 功能描述:IC FIFO 16384X36 10NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3676L15PF | 功能描述:IC FIFO 16384X36 15NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3676L15PF8 | 功能描述:IC FIFO 16384X36 15NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3680L10PF | 功能描述:IC FIFO SS 16384X36 10NS 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3680L10PF8 | 功能描述:IC FIFO SS 16384X36 10NS 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。