參數(shù)資料
型號(hào)： IDT77301L12PFI
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： DRAM
英文描述： UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO
中文描述： 128 X 9 OTHER FIFO, 10 ns, PQFP100
封裝： TQFP-100
文件頁(yè)數(shù)： 10/29頁(yè)
文件大小： 342K
代理商： IDT77301L12PFI
IDT77301
UtopiaFIFO 1 to 4 (128 x 9 x 4) Demultiplexer-FIFO Commercial and Industrial Temperature Ranges
10
Tx Mode
FIFO
CLAVR
CLAVS
DATA
DATA
SOCR
SOCS
Tx Mode
3240 drw 06
SOCR to mark the beginning of the cell. Data transfer continues until the
cell transfer is completed. When the cell size is reached, further writes are
blocked until new
ENR
and SOCR signals are received and a complete
cell can be accepted. The particular FIFO receiving data is selected by the
ADR0-4 lines; if available memory to store a complete cell exists, the
CLAVR signal is asserted.
In multicast mode, cell transfer will occur only when all chosen FIFO
destinations have space for a complete cell. If any destination cannot take
a cell, the UtopiaFIFO will set CLAVR LOW. Once all destinations are
available, CLAVR will be asserted.
With UtopiaTx mode (Figure 3), the CLAVR signal is an output fromthe
)""<=)& %&!''%
Data is transferred in
“
cells
”
; for ATM cell size is 53/54 bytes on an 8/
16-bit bus. The UtopiaFIFO can be programmed through the cell size
selection registers to any number of bytes between 16 and 128. Program-
ing is accomplished through a serial load port when the BSS is low ( 18
bit input data bus ) and parallel loading when BSS is high ( 9 bit input data
bus ) using the spare input data pins.
Use the Serial Load Enable (
SLE
), Serial Clock (SCLK) and the Serial
Data Load (SDI) pins to serially programthe cell size and the device ID.
After Reset the ten bits are loaded to programthe cell size and device ID.
The first seven bits programthe cell size, with the first bit being the LSB.
The last three bits programthe device ID, with the first of these three bits
being the LSB. For a cell size of 128 bytes set all seven cell size bits to zero.
You must set all ten bits when programng this register, even though the
singlecast mode does not require a device ID. The device ID is the PHY
port group as defined in the Utopia level 2 version 1 document. Refer to
Figure 1 for cell size timng diagram
BSS
To set the Utopia FIFO input bus width to 9-bits, set Bus Size Select
(BSS) HIGH. In this mode SDI along with inputs D9 to D17, are used to
hardwire programthe chip ID and cell size values directly (serial loading
disabled).
For odd byte cell sizes (in 18-bit input mode), the UtopiaFIFO will
internally write a dummy byte into the last byte position. Upon reading the
cell, this last byte is ignored; hence, this temporary byte stuffing is
transparent to the user. This does however, add to the memory utilization
and reduces the total number of bytes available by one for each cell the
FIFO is capable of handling.
Control signals for the input data transfer side consists of CLAVR,
ENR
,
and SOCR (see Table 2). Prior to cell transfer, the controlling agent (data
source for transmt mode) is notified a cell transfer can take place to the
UtopiaFIFO through the assertion of the CLAVR signal. Each word transfer
of a cell is completed by assertion of
ENR
, which is supplied by the
controlling agent. During the first data word transfer, the data source asserts
Figure 3. Signal and Data I/O Directions for Tx Mode
!/"),>*!*- &&)))&
+*.)<%!"*0 .)
!/")3,+<.) - +!
UtopiaFIFO telling the sending (controlling) agent that a complete cell can
be accepted by the selected FIFOs. The controlling agent asserts
ENR
to the UtopiaFIFO and data is written to the selected FIFO on the same
clock edge. As required by the Utopia protocol specifications, the CLAVR
will go LOW at least four clock cycles prior to the last word transfer if the
UtopiaFIFO cannot accept another cell.
OUTPUT CONFIGURATION
The I/O status of the output pins are listed in Table 3. In UtopiaTX mode,
the CLAVS is an input to the UtopiaFIFO signaling a complete cell can be
transferred. As the controlling agent, the UtopiaFIFO asserts an output
signal,
ENS
, to transfer data on the same rising clock edge. SOCS is
asserted for the first output byte only.
For operation in master mode with 9-bit output, operation is the same
as in the Utopia Level I specification. Once a CLAVS signal is asserted to
a selected output FIFO location, if a complete cell is available to be
Receiver (Input)
I/O
TX
CLAVR
O
I
SOCR
I
Data
I
Clock
I
ADR0-4
I
3240 tbl 12
Output Pin
Tx Mode I/O
O
CLAVS
I
SOCR
O
Data
O
3240 tbl 13
相關(guān)PDF資料
PDF描述
IDT77305 UTOPIAFIFO 4 PORT MULTIPLEXER FIFO
IDT77911 Octal Transceivers And Line/MOS Drivers With 3-State Outputs 20-PDIP -40 to 85
IDT77914 NICStAR⑩ Reference Design 155Mbps Network Interface Card NIC
IDT77915 NICStAR⑩ Reference Design 155Mbps Network Interface Card NIC
IDT77916 NICStAR Reference Design 25Mbps ATM Network Interface Card NIC with PCI interface and UTP3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT77V011L155DA 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
IDT77V011L155DA8 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
IDT77V106L25TF 制造商:Integrated Device Technology Inc 功能描述:
IDT77V106-L25TFI 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET TRANSCEIVER, 64 Pin, Plastic, QFP
IDT77V252L155PG 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET SEGMENTATION AND REASSEMBLY CIRCUIT, 208 Pin, Plastic, QFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*