- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67716 > IDT79RV4650133DPG (INTEGRATED DEVICE TECHNOLOGY INC) 64-BIT, 133 MHz, RISC PROCESSOR, PQFP208 PDF資料下載
參數(shù)資料
| 型號： | IDT79RV4650133DPG |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 64-BIT, 133 MHz, RISC PROCESSOR, PQFP208 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, QFP-208 |
| 文件頁數(shù)： | 21/25頁 |
| 文件大?。?/td> | 660K |
| 代理商： | IDT79RV4650133DPG |
5 of 25
April 10, 2001
IDT79RC4650
Operation Modes
The RC4650 supports two modes of operation: user mode and
kernel mode. Kernel mode operation is typically used for exception
handling and operating system kernel functions, including CP0 manage-
ment and access to IO devices. In kernel mode, software has access to
the entire address space and all of the co-processor 0 registers, and can
select whether to enable co-processor 1 accesses. The processor
enters kernel mode at reset, and whenever an exception is recognized.
User mode is typically used for applications programs. User mode
accesses are limited to a subset of the virtual address space and can be
inhibited from accessing CP0 functions
Virtual-to-Physical Address Mapping
The 4GB virtual address space of the RC4650 is shown in Figure 2.
The 4 GB address space is divided into addresses accessible in either
kernel or user mode (kuseg), and addresses only accessible in kernel
mode (kseg2:0).
The RC4650 supports the use of multiple user tasks sharing
common virtual addresses, but mapped to separate physical addresses.
This facility is implemented via the “base-bounds” registers contained in
CP0.
When a user virtual address is asserted (load, store, or instruction
fetch), the RC4650 compares the virtual address with the contents of the
appropriate “bounds” register (instruction or data). If the virtual address
is “in bounds”, the value of the corresponding “base” register is added to
the virtual address to form the physical address for that reference. If the
address is not within bounds, an exception is signalled.
This facility enables multiple user processes in a single physical
memory without the use of a TLB. This type of operation is further
supported by a number of development tools for the RC4650, including
real-time operating systems and “position independent code.”
14
EPC
Exception PC
15
PRId
Processor ID
16
Config
Cache and system attributes
17
CAlg
Cache attributes for the eight 512MB regions of
the virtual address space
18
IWatch
Instruction breakpoint virtual address
19
DWatch
Data breakpoint virtual address
26
ECC
Used in cache diagnostics
27
CacheErr
Cache diagnostics
28
TagLo
Cache index
30
ErrorEPC
CacheError exception PC
Number Name
Function
Table 3 RC4650 CPO Registers (Page 2 of 2)
Kernel mode addresses do not use the base-bounds registers, but
rather undergo a fixed virtual-to-physical address translation.
Figure 2 Kernel/User Mode Virtual Addressing (32-bit mode)
Debug Support
To facilitate software debug, the RC4650 adds a pair of “watch” regis-
ters to CP0. When enabled, these registers will cause the CPU to take
an exception when a “watched” address is appropriately accessed.
Interrupt Vector
The RC4650 also adds the capability to speed interrupt exception
decoding. Unlike the RC4700, which utilizes a single common exception
vector for all exception types (including interrupts), the RC4650 allows
kernel software to enable a separate interrupt exception vector. When
enabled, this vector location speeds interrupt processing by allowing
software to avoid decoding interrupts from general purpose exceptions.
Cache Memory
To keep the RC4650’s high-performance pipeline full and operating
efficiently, the RC4650 incorporates on-chip instruction and data caches
that can each be accessed in a single processor cycle. Each cache has
its own 64-bit data path and can be accessed in parallel. The cache
subsystem provides the integer and floating-point units with an aggre-
gate bandwidth of over 3200 MB per second at a pipeline clock
frequency of 267MHz. The cache subsystem is similar in construction to
that found in the RC4700, although some changes have been imple-
mented. Table 4 is an overview of the caches found on the RC4650.
0xFFFFFFFF
0xC0000000
Kernel virtual address space
(kseg2)
Unmapped, 1.0 GB
0xBFFFFFFF
0xA0000000
Uncached kernel physical address space
(kseg1)
Unmapped, 0.5GB
0x9FFFFFFF
0x80000000
Cached kernel physical address space
(kseg0)
Unmapped, 0.5GB
0x7FFFFFF
0x00000000
User virtual address space
(useg)
Mapped, 2.0GB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT79RV4650180DPI | 64-BIT, 180 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650180MS | 64-BIT, 180 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650-133MS | 64-BIT, 133 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650200MS | 64-BIT, 200 MHz, RISC PROCESSOR, PQFP208 |
| IDT79RV4650100MSI | 64-BIT, 100 MHz, RISC PROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT79RV4650-150DP | 功能描述:IC MPU 64BIT W/DSP 150MHZ 208QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RV4650-180DP | 功能描述:IC MPU 64BIT W/DSP 180MHZ 208QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RV4650-200DP | 功能描述:IC MPU 64BIT W/DSP 200MHZ 208QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RV4650-267DP | 功能描述:IC MPU 64BIT W/DSP 267MHZ 208QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RV4700100DP | 制造商:Integrated Device Technology Inc 功能描述:64-BIT, 100 MHz, RISC PROCESSOR, PQFP208 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。