參數(shù)資料
型號: IDT82V2081PPG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 32/68頁
文件大?。?/td> 0K
描述: IC LIU T1/J1/E1 1CH 44-TQFP
標準包裝: 80
類型: 線路接口裝置(LIU)
規(guī)程: T1/E1/J1
電源電壓: 3.13 V ~ 3.47 V
安裝類型: 表面貼裝
封裝/外殼: 44-LQFP
供應商設備封裝: 44-TQFP(10x10)
包裝: 托盤
其它名稱: 800-2347
82V2081PPG
IDT82V2081PPG-ND
38
INDUSTRIAL
TEMPERATURE RANGES
SINGLE CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
4.2.3
RECEIVE PATH CONTROL REGISTERS
Table-32 TCF3: Transmitter Configuration Register 3
(R/W, Address = 08H)
Symbol
Bit
Default
Description
DONE
7
0
After ‘1’ is written to this bit, a read or write operation is implemented.
RW
6
0
This bit selects read or write operation
= 0: Write to RAM
= 1: Read from RAM
UI[1:0]
5-4
00
These bits specify the unit interval address. There are totally 4 unit intervals.
= 00: UI address is 0 (The most left UI)
= 01: UI address is 1
= 10: UI address is 2
= 11: UI address is 3
SAMP[3:0]
3-0
0000
These bits specify the sample address. Each UI has totally 16 samples.
= 0000: Sample address is 0 (The most left sample)
= 0001: Sample address is 1
= 0010: Sample address is 2
……
= 1110: Sample address is 14
= 1111: Sample address is 15
Table-33 TCF4: Transmitter Configuration Register 4
(R/W, Address = 09H)
Symbol
Bit
Default
Description
-7
0
Reserved
WDAT[6:0]
6-0
0000000
In Indirect Write operation, the WDAT[6:0] will be loaded to the pulse template RAM, specifying the amplitude of
the Sample.
After an Indirect Read operation, the amplitude data of the Sample in the pulse template RAM will be output to the
WDAT[6:0].
Table-34 RCF0: Receiver Configuration Register 0
(R/W, Address = 0AH)
Symbol
Bit
Default
Description
-
7-5
000
Reserved
R_OFF
4
0
Receiver power down enable
= 0: Receiver power up
= 1: Receiver power down
RD_INV
3
0
Receive data invert
= 0: Data on RD or RDP/RDN is active high
= 1: Data on RD or RDP/RDN is active low
RCLK_SEL
2
0
Receive clock edge select (this bit is ignored in slicer mode)
= 0: Data on RD or RDP/RDN is updated on the rising edge of RCLK
= 1: Data on RD or RDP/RDN is updated on the falling edge of RCLK
R_MD[1:0]
1-0
00
Receive path decoding selection
= 00: Receive data is HDB3 (E1)/B8ZS (T1/J1) decoded and output on RD pin with single rail NRZ format
= 01: Receive data is AMI decoded and output on RD pin with single rail NRZ format
= 10: Decoder is bypassed, re-timed dual rail data with NRZ format output on RDP/RDN (dual rail mode with clock
recovery)
= 11: CDR and decoder are bypassed, slicer data with RZ format output on RDP/RDN (slicer mode)
相關PDF資料
PDF描述
TLC0834CD IC 8-BIT SERIAL OUT A/D 14-SOIC
IDT82V2081PP IC LIU T1/J1/E1 1CH 44-TQFP
VI-26K-CV-B1 CONVERTER MOD DC/DC 40V 150W
VI-26J-IW CONVERTER MOD DC/DC 36V 100W
VI-26J-CV-B1 CONVERTER MOD DC/DC 36V 150W
相關代理商/技術參數(shù)
參數(shù)描述
IDT82V2081PPG8 功能描述:IC LIU T1/J1/E1 1CH 44-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82V2082 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:DUAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT
IDT82V2082_09 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:DUAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
IDT82V2082BFBLANK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:DUAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
IDT82V2082BFG 功能描述:IC LIU T1/E1/J1 2CH 81BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)