參數(shù)資料
型號(hào): IDT82V3010PVG8
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 7/31頁(yè)
文件大小: 0K
描述: IC PLL WAN 51/E1/OC3 DUAL 56SSOP
標(biāo)準(zhǔn)包裝: 1,000
類(lèi)型: 時(shí)鐘/頻率發(fā)生器,多路復(fù)用器
PLL:
主要目的: 電信
輸入: 時(shí)鐘
輸出: CMOS,LVDS,TTL
電路數(shù): 1
比率 - 輸入:輸出: 2:12
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 32.768MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 56-BSSOP(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 56-SSOP
包裝: 帶卷 (TR)
其它名稱(chēng): 82V3010PVG8
IDT82V3010
T1/E1/OC3 Telecom Clock Generator with Dual Reference Inputs
Functional Description
15
Feberuary 20, 2009
2.11
POWER SUPPLY FILTERING TECHNIQUES
Figure - 10 IDT82V3010 Power Decoupling Scheme
As in any high speed analog circuitry, the power supply pins are
vulnerable to random noise. The 82V3010 provides separate power
supplies to isolate any high switching noise from the outputs to the
internal PLL. VDDD and VDDA should be individually connected to the
power supply plane through vias, and bypass capacitors should be used
for each pin. To achieve optimum jitter performance, power supply
isolation is required. Figure - 10 illustrated how bypass capacitor and
ferrite bead should be connected to each power pin.
For the 82V3010, the decoupling for VDDA and VDDD must all be
handled individually. The switching power supply should be filtering with
a large bulk capacitor of 47 uF (1210 case size, ceramic) and a 0.1 uF
(0402 case size, ceramic).
VDDA provides power to the analog circuits. The analog power
supply VDDA should have low impedance. This can be achieved by
using one 10 uF (1210 case size, ceramic) and at least two 0.1 uF (0402
case size, ceramic) capacitors in parallel. The 0.1 uF (0402 case size,
ceramic) capacitors must be placed right next to the VDDA pins as close
as possible. Note that the 10 uF capacitor must be of 1210 case size,
and it must be ceramic for lowest ESR (Effective Series Resistance)
possible. The 0.1 uF should be of case size 0402, this offers the lowest
ESL (Effective Series Inductance) to achieve low impedance towards
the high speed range.
VDDD is the power rail for the core logic as well as I/O driver circuits.
For the VDDD, at least three 0.1 uF (0402 case size, ceramic) and one
10 uF (1210 case size, ceramic) capacitors are recommended. The 0.1
uF capacitors should be placed as close to the VDDD pins as possible.
Please refer to evaluation board schematic for details.
37
48
IDT82V3010
V
SS
3.3V
0.1
F
0.1
F
10
F
12
V
SS
18
V
SS
27
V
SS
38
V
SS
47
V
DDA
V
DDA
13
26
19
V
DDD
V
DDD
SLF7028T-100M1R1
0.1
F
3.3V
0.1
F
10
F
SLF7028T-100M1R1
V
DDD
0.1
F
相關(guān)PDF資料
PDF描述
D38999/26MF28SN CONN PLUG 28POS STRAIGHT W/SCKT
D38999/26MG16SA CONN PLUG 16POS STRAIGHT W/SCKT
ICS894D115BGI-01 IC CLK/DATA RECOVERY 20-TSSOP
VE-2N0-MX-F2 CONVERTER MOD DC/DC 5V 75W
VI-B1P-MW-F2 CONVERTER MOD DC/DC 13.8V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3011 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3011PV 制造商:INT_DEV_TECH 功能描述:
IDT82V3011PVG 功能描述:IC PLL WAN T1/E1/OC3 SGL 56-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT
IDT82V3011PVG8 功能描述:IC PLL WAN T1/E1/OC3 SGL 56-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT
IDT82V3012 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS