參數(shù)資料
型號: IDT82V3010PVG8
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 9/31頁
文件大?。?/td> 0K
描述: IC PLL WAN 51/E1/OC3 DUAL 56SSOP
標準包裝: 1,000
類型: 時鐘/頻率發(fā)生器,多路復用器
PLL:
主要目的: 電信
輸入: 時鐘
輸出: CMOS,LVDS,TTL
電路數(shù): 1
比率 - 輸入:輸出: 2:12
差分 - 輸入:輸出: 無/是
頻率 - 最大: 32.768MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-BSSOP(0.295",7.50mm 寬)
供應商設備封裝: 56-SSOP
包裝: 帶卷 (TR)
其它名稱: 82V3010PVG8
IDT82V3010
T1/E1/OC3 Telecom Clock Generator with Dual Reference Inputs
Measures of Performance
17
Feberuary 20, 2009
period. Usually, the given timing signal and the ideal timing signal are of
the same frequency. Phase continuity applies to the output of the
synchronizer after a signal disturbance due to a mode change. The
observation period is usually the time from the disturbance, to just after
the synchronizer has settled to a steady state.
In the case of the IDT82V3010, the output signal phase continuity is
maintained to within ±5 ns at the instance (over one frame) of all mode
changes. The total phase shift, depending on the type of mode change,
may accumulate up to 200 ns over many frames. The rate of change of
the 200 ns phase shift is limited to a maximum phase slope of
approximately 5 ns per 125 s. This meets the AT&T TR62411
maximum phase slope requirement of 7.6 ns per 125 s.
3.12
PHASE LOCK TIME
This is the time it takes the synchronizer to phase lock to the input
signal. Phase lock occurs when the input signal and output signal are
not changing in phase with respect to each other (not including jitter).
Lock time is very difficult to determine because it is affected by many
factors including:
1. Initial input to output phase difference
2. Initial input to output frequency difference
3. Synchronizer loop filter
4. Synchronizer limiter
Although a short lock time is desirable, it is not always possible to
achieve due to other synchronizer requirements. For instance, better
jitter transfer performance is achieved with a lower frequency loop filter
which increases lock time. And better (smaller) phase slope
performance (limiter) results in longer lock times. The IDT82V3010 loop
filter and limiter are optimized to meet the AT&T TR62411 jitter transfer
and phase slope requirements. Consequently, phase lock time, which is
not a standard requirement, may be longer than in other applications.
The IDT82V3010 provides a FLOCK pin to enable the Fast Lock
mode. When this pin is set to high, the DPLL will lock to an input
reference within approximately 500 ms.
相關PDF資料
PDF描述
D38999/26MF28SN CONN PLUG 28POS STRAIGHT W/SCKT
D38999/26MG16SA CONN PLUG 16POS STRAIGHT W/SCKT
ICS894D115BGI-01 IC CLK/DATA RECOVERY 20-TSSOP
VE-2N0-MX-F2 CONVERTER MOD DC/DC 5V 75W
VI-B1P-MW-F2 CONVERTER MOD DC/DC 13.8V 100W
相關代理商/技術參數(shù)
參數(shù)描述
IDT82V3011 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:T1/E1/OC3 WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3011PV 制造商:INT_DEV_TECH 功能描述:
IDT82V3011PVG 功能描述:IC PLL WAN T1/E1/OC3 SGL 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDT82V3011PVG8 功能描述:IC PLL WAN T1/E1/OC3 SGL 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDT82V3012 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS