參數(shù)資料
型號: IDT8737-11PGG8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: 8737 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
封裝: GREEN, TSSOP-20
文件頁數(shù): 1/12頁
文件大?。?/td> 98K
代理商: IDT8737-11PGG8
1
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
IDT8737-11
LOW SKEW,
÷÷÷÷÷1/÷÷÷÷÷2 DIFFERENTIAL-TO-3.3V LVPECL
AUGUST 2004
2004
Integrated Device Technology, Inc.
DSC 6168/5
c
IDT8737-11
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
LOW SKEW,
÷÷÷÷÷1/÷÷÷÷÷2
DIFFERENTIAL-TO-3.3V
LVPECL FANOUT BUFFER
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
Two divide-by-1 and two divide-by-2 differential 3.3V LVPECL
outputs
Selectable differential CLK, xCLK, or LVPECL clock inputs
CLK, xCLK pair can accept the following differential input levels:
LVDS, LVPECL, LVHSTL, SSTL, and HCSL
PCLK, xPCLK supports the following input types: LVPECL, CML,
and SSTL
Maximum output frequency: 650MHz
Translates any single-ended input signal (LVCMOS, LVTTL, GTL)
to LVPECL levels with resistor bias on xCLK input
Output skew: 60ps (max.)
Part-to-part skew: as low as 200ps
Bank skew:
- Bank A, as low as 20ps
- Bank B, as low as 35ps
Propagation delay: 1.7ns (max.)
3.3V operating supply
Available in TSSOP package
DESCRIPTION:
The IDT8737-11 is a low skew, high performance differential-to-3.3V
LVPECL fanout buffer-divider. It has two selectable clock inputs. The CLK/
xCLK pair can accept most standard differential input levels. The PCLK/
xPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable
is internally synchronized to eliminate runt pulses on the outputs during
asynchronous assertion/deassertion of the clock enable pin.
Guaranteedoutputandpart-to-partskewcharacteristicsmaketheIDT8737-
11 ideal for clock distribution applications that demand well-defined perfor-
mance and repeatability.
FUNCTIONAL BLOCK DIAGRAM
CLK_EN
CLK
xCLK
PCLK
xPCLK
CLK_SEL
MR
0
1
D
LE
Q
÷1
÷2
QA0
xQA0
QA1
xQA1
QB0
xQB0
QB1
xQB1
相關PDF資料
PDF描述
IDT8737-11PGI8 8737 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
IDTCSPT857BV8 CSPT857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), BGA56
IDTCSPT857PA8 CSPT857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
IDTCSPT857CBVG8 PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA56
IDTCSPT857CNL8 857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40
相關代理商/技術參數(shù)
參數(shù)描述
IDT8737-11PGGI 功能描述:IC CLK BUFF DVDR MUX 2:4 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:- 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN(5x5) 包裝:管件
IDT8737-11PGGI8 功能描述:IC CLK BUFF DVDR MUX 2:4 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:- 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN(5x5) 包裝:管件
IDT88K8483BRI 功能描述:IC SPI-4 EXCHANGE 3PORT 672-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
IDT88P8341BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
IDT88P8341BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝