- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4587 > IDT89HPES24NT3ZBBXG8 (IDT, Integrated Device Technology Inc)IC PCI SW 24LANE 3PORT 420-SBGA PDF資料下載
參數(shù)資料
| 型號： | IDT89HPES24NT3ZBBXG8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 26/31頁 |
| 文件大小： | 0K |
| 描述： | IC PCI SW 24LANE 3PORT 420-SBGA |
| 標準包裝： | 250 |
| 系列： | PRECISE™ |
| 類型： | PCI Express 開關 - Gen1 |
| 應用： | 服務器，儲存，通信，嵌入式，消費品 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 420-LBGA |
| 供應商設備封裝： | 420-SBGA（27x27） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 89HPES24NT3ZBBXG8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁
4 of 31
January 5, 2009
IDT 89HPES24NT3 Data Sheet
Pin Description
The following tables list the functions of the pins provided on the PES24NT3. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Signal
Type
Name/Description
PEALREV
I
PCI Express Port A Lane Reverse. When this bit is asserted, the lanes of
PCI Express Port A are reversed. This value may be overridden by modify-
ing the value of the PALREV bit in the PA_SWCTL register.
PEARP[7:0]
PEARN[7:0]
I
PCI Express Port A Serial Data Receive. Differential PCI Express receive
pairs for port A.
PEATP[7:0]
PEATN[7:0]
O
PCI Express Port A Serial Data Transmit. Differential PCI Express trans-
mit pairs for port A
PEBLREV
I
PCI Express Port B Lane Reverse. When this bit is asserted, the lanes of
PCI Express Port B are reversed. This value may be overridden by modify-
ing the value of the PBLREV bit in the PA_SWCTL register.
PEBRP[7:0]
PEBRN[7:0]
I
PCI Express Port B Serial Data Receive. Differential PCI Express receive
pairs for port B.
PEBTP[7:0]
PEBTN[7:0]
O
PCI Express Port B Serial Data Transmit. Differential PCI Express trans-
mit pairs for port B
PECLREV
I
PCI Express Port C Lane Reverse. When this bit is asserted, the lanes of
PCI Express Port C are reversed. This value may be overridden by modify-
ing the value of the PCLREV bit in the PA_SWCTL register.
PECRP[7:0]
PECRN[7:0]
I
PCI Express Port C Serial Data Receive. Differential PCI Express receive
pairs for port C.
PECTP[7:0]
PECTN[7:0]
O
PCI Express Port C Serial Data Transmit. Differential PCI Express trans-
mit pairs for port C
PEREFCLKP[1:0]
PEREFCLKN[1:0]
I
PCI Express Reference Clock. Differential reference clock pair input. This
clock is used as the reference clock by on-chip PLLs to generate the clocks
required for the system logic and on-chip SerDes. The frequency of the dif-
ferential reference clock is determined by the REFCLKM signal.
REFCLKM
I
PCI Express Reference Clock Mode Select. These signals select the fre-
quency of the reference clock input.
0x0 - 100 MHz
0x1 - 125 MHz
Table 1 PCI Express Interface Pins
Signal
Type
Name/Description
MSMBADDR[4:1]
I
Master SMBus Address. These pins determine the SMBus address of the
serial EEPROM from which configuration information is loaded.
MSMBCLK
I/O
Master SMBus Clock. This bidirectional signal is used to synchronize
transfers on the master SMBus. It is active and generating the clock only
when the EEPROM is being accessed.
MSMBDAT
I/O
Master SMBus Data. This bidirectional signal is used for data on the mas-
ter SMBus.
Table 2 SMBus Interface Pins (Part 1 of 2)
相關PDF資料 |
PDF描述 |
|---|---|
| ABM44DRKS | CONN EDGECARD 88POS DIP .156 SLD |
| IDT89HPES24NT3ZBBX8 | IC PCI SW 24LANE 3PORT 420-SBGA |
| ABC50DRTS-S93 | CONN EDGECARD 100PS DIP .100 SLD |
| RSC60DREI-S734 | CONN EDGECARD 120POS .100 EYELET |
| RMC60DREI-S734 | CONN EDGECARD 120PS .100 EYELET |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT89HPES24T3G2ZBAL | 功能描述:IC PCI SW 24LANE 3PORT 324-FCBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES24T3G2ZBAL8 | 功能描述:IC PCI SW 24LANE 3PORT 324-FCBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES24T3G2ZBALG | 功能描述:IC PCI SW 24LANE 3PORT 324-FCBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES24T3G2ZBALG8 | 功能描述:IC PCI SW 24LANE 3PORT 324-FCBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES24T3G2ZBBL | 功能描述:IC PCI SW 24LANE 3PORT 676-FCBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復。