- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > Intel387 dx (Intel Corp.) DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) PDF資料下載
參數(shù)資料
| 型號： | Intel387 dx |
| 廠商： | Intel Corp. |
| 英文描述： | DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| 中文描述： | 霉素數(shù)學(xué)協(xié)處理器（32位數(shù)學(xué)協(xié)處理器） |
| 文件頁數(shù)： | 28/41頁 |
| 文件大?。?/td> | 406K |
| 代理商： | INTEL387 DX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Intel387
TM
DX MATH COPROCESSOR
3.4.3 BUS CYCLES OF MIXED TYPE
When the Intel387 DX MCP bus logic is in the T
RS
state, it distinguishes between nonpipelined and
pipelined cycles according to the behavior of ADS
Y
and
READY
Y
.
In
a
nonpipelined
READY
Y
is activated, and the transition is from T
RS
to idle state. In a pipelined cycle, both READY
Y
and
ADS
Y
are active and the transition is first from T
RS
state to T
P
state then, after one clock period, back
to T
RS
state.
cycle,
only
3.4.4 BUSY
Y
AND PEREQ TIMING
RELATIONSHIP
Figure 3.8 shows the activation of BUSY
Y
at the
beginning of instruction execution and its deactiva-
tion after execution of the instruction is complete.
When possible, the Intel387 DX MCP may deacti-
vate BUSY
Y
prior to the completion of the current
instruction allowing the CPU to transfer the next in-
struction’s opcode and operands. PEREQ is activat-
ed in this interval. If ERROR
Y
(not shown in the
diagram) is ever asserted, it would occur at least six
CPUCLK2 periods after the deactivation of PEREQ
and at least six CPUCLK2 periods before the deacti-
vation of BUSY
Y
. Figure 3.8 shows also that STEN
is activated at the beginning of a bus cycle.
240448–11
Cycle 1–Cycle 4 represent the operand transfer cycle for an instruction involving a transfer of two 32-bit loads in total.
The opcode write cycles and other overhead are not shown.
Note that the next cycle will be a pipelined cycle if both READY
Y
and ADS
Y
are sampled active at the end of a T
RS
state of the current cycle.
Figure 3.6. Fastest Transitions to and from Pipelined Cycles
28
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Intel387 sx | SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| INTEL486 GX | Emedded Ultra-Low Power INTEL486 GX Processor(嵌入式超低能量處理器) |
| INTEL486 SX | Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器) |
| INTEL82801 | 82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | Firmware Hub (FWH) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL387SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR |
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
| INTEL740 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator |
| INTEL82801 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Firmware Hub (FWH) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。