- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > INTEL486 SX (Intel Corp.) Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器) PDF資料下載
參數(shù)資料
| 型號： | INTEL486 SX |
| 廠商： | Intel Corp. |
| 英文描述： | Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器) |
| 中文描述： | Emedded超低功耗英特爾486山西處理器（嵌入式超低能量處理器） |
| 文件頁數(shù)： | 14/38頁 |
| 文件大?。?/td> | 346K |
| 代理商： | INTEL486 SX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
Embedded Ultra-Low Power Intel486 SX Processor
10
SRESET
I
Soft Reset
pin duplicates all functionality of the RESET pin except that the
SMBASE register retains its previous value. For soft resets, SRESET must remain
active for at least 15 CLK periods. SRESET is active HIGH. SRESET is
asynchronous but must meet setup and hold times t
20
and t
21
for recognition in any
specific clock.
System Management Interrupt
input invokes System Management Mode (SMM).
SMI# is a falling-edge triggered signal which forces the embedded ULP Intel486
SX processor into SMM at the completion of the current instruction. SMI# is
recognized on an instruction boundary and at each iteration for repeat string
instructions. SMI# does not break LOCKed bus cycles and cannot interrupt a
currently executing SMM. The embedded ULP Intel486 SX processor latches the
falling edge of one pending SMI# signal while it is executing an existing SMI#. The
nested SMI# is not recognized until after the execution of a Resume (RSM)
instruction.
System Management Interrupt Active
, an active LOW output, indicates that the
embedded ULP Intel486 SX processor is operating in SMM. It is asserted when the
processor begins to execute the SMI# state save sequence and remains active
LOW until the processor executes the last state restore cycle out of SMRAM.
Stop Clock Request
input signal indicates a request was made to turn off or
change the CLK input frequency. When the embedded ULP Intel486 SX processor
recognizes a STPCLK#, it stops execution on the next instruction boundary (unless
superseded by a higher priority interrupt), empties all internal pipelines and write
buffers, and generates a Stop Grant bus cycle. STPCLK# is active LOW. Though
STPCLK# has an internal pull-up resistor, an external 10-K
pull-up resistor is
needed if the STPCLK# pin is not used.
STPCLK# is an asynchronous signal,
but must remain active until the embedded ULP Intel486 SX processor issues
the Stop Grant bus cycle. STPCLK# may be de-asserted at any time after the
processor has issued the Stop Grant bus cycle.
SMI#
I
SMIACT#
O
STPCLK#
I
BUS ARBITRATION
BREQ
O
Bus Request
signal indicates that the embedded ULP Intel486 SX processor has
internally generated a bus request. BREQ is generated whether or not the
processor is driving the bus. BREQ is active HIGH and is never floated.
Bus Hold Request
allows another bus master complete control of the embedded
ULP Intel486 SX processor bus. In response to HOLD going active, the processor
floats most of its output and input/output pins. HLDA is asserted after completing
the current bus cycle, burst cycle or sequence of locked cycles. The embedded
ULP Intel486 SX processor remains in this state until HOLD is de-asserted. HOLD
is active HIGH and is not provided with an internal pull-down resistor. HOLD must
satisfy setup and hold times t
18
and t
19
for proper operation.
Hold Acknowledge
goes active in response to a hold request presented on the
HOLD pin. HLDA indicates that the embedded ULP Intel486 SX processor has
given the bus to another local bus master. HLDA is driven active in the same clock
that the processor floats its bus. HLDA is driven inactive when leaving bus hold.
HLDA is active HIGH and remains driven during bus hold.
HOLD
I
HLDA
O
Table 4. Embedded ULP Intel486
SX Processor Pin Descriptions
(Sheet 4 of 6)
Symbol
Type
Name and Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| INTEL82801 | 82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | Firmware Hub (FWH) |
| INTELDX2 | High-Performance 32-Bit Embedded Processor(高性能32位嵌入式處理器) |
| INTELDX4 | Embedded Write-Back Enhanced Processor(32位回復(fù)嵌入式增強(qiáng)型處理器) |
| IPS54511 | FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL740 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator |
| INTEL82801 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Firmware Hub (FWH) |
| INTELLIGENT CHARGER + 4AA | 制造商:Energizer 功能描述:Bulk |
| INTELLI-INCH-LR-STARTER K | 制造商:ALL MOTION 功能描述:Intelli-Inch Stepper & Controller Starter Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。