- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4069 > IP80C88 (Intersil)IC CPU 8/16BIT 5V 5MHZ 40-DIP PDF資料下載
參數(shù)資料
| 型號： | IP80C88 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 35/38頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPU 8/16BIT 5V 5MHZ 40-DIP |
| 標準包裝： | 99 |
| 處理器類型： | 80C88 8/16-位 |
| 速度： | 5MHz |
| 電壓： | 4.5 ~ 5.5V |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-DIP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁
6
FN2949.4
February 22, 2008
Pin Description (Continued)
The following pin function descriptions are for 80C88 system in maximum mode (i.e., MN/MX = GND). Only the pin functions which
are unique to the maximum mode are described; all other pin functions are as described above.
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
MAXIMUM MODE SYSTEM (i.e., MN/MX = GND).
S0
S1
S2
26
27
28
O
STATUS: is active during clock high of T4, T1 and T2,
and is returned to the passive state (1, 1, 1) during T3 or
during Tw when READY is HIGH. This status is used by
the 82C88 bus controller to generate all memory and I/O
access control signals. Any change by S2, S1 or S0
during T4 is used to indicate the beginning of a bus
cycle, and the return to the passive state in T3 or Tw is
used to indicate the end of a bus cycle.
These signals are held at a high impedance logic one
state during “grant sequence”.
RQ/GT0,
RQ/GT1
31
30
I/O
REQUEST/GRANT: pins are used by other local bus masters to force the processor to release the local
bus at the end of the processor’s current bus cycle. Each pin is bidirectional with RQ/GT0 having higher
priority than RQ/GT1. RQ/GT has internal bus-hold high circuitry and, if unused, may be left unconnected.
The request/grant sequence is as follows (see RQ/GT Timing Sequence):
1. A pulse of one CLK wide from another local bus master indicates a local bus request (“hold”) to the
80C88 (pulse 1).
2. During a T4 or T1 clock cycle, a pulse one clock wide from the 80C88 to the requesting master (pulse
2), indicates that the 80C88 has allowed the local bus to float and that it will enter the “grant sequence”
state at the next CLK. The CPUs bus interface unit is disconnected logically from the local bus during
“grant sequence”.
3. A pulse one CLK wide from the requesting master indicates to the 80C88 (pulse 3) that the “hold”
request is about to end and that the 80C88 can reclaim the local bus at the next CLK. The CPU then
enters T4 (or T1 if no bus cycles pending).
Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK
cycle after bus exchange. Pulses are active LOW.
If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4
of the cycle when all the following conjugations are met:
1. Request occurs on or before T2.
2. Current cycle is not the low bit of a word.
3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence.
4. A locked instruction is not currently executing.
If the local bus is idle when the request is made the two possible events will follow:
1. Local bus will be released during the next clock.
2. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply
with condition number 1 already satisfied.
LOCK
29
O
LOCK: indicates that other system bus masters are not to gain control of the system bus while LOCK is
active (LOW). The LOCK signal is activated by the “LOCK” prefix instruction and remains active until the
completion of the next instruction. This signal is active LOW, and is held at a high impedance logic one
state during “grant sequence”. In Max Mode, LOCK is automatically generated during T2 of the first INTA
cycle and removed during T2 of the second INTA cycle.
S2
S1
S0
CHARACTERISTICS
0
Interrupt Acknowledge
00
1
Read I/O Port
01
0
Write I/O Port
01
1
Halt
10
0
Code Access
10
1
Read Memory
1
0
Write Memory
1
11
Passive
80C88
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPC5200CBV400B | IC MPU 32BIT 500MHZ 272PBGA |
| ABB85DHBR | CONN EDGECARD 170PS R/A .050 SLD |
| XF2M-2215-1A | CONN FPC 22POS 0.5MM PITCH SMD |
| MPC859TCVR100A | IC MPU POWERQUICC 100MHZ 357PBGA |
| FMC25DRES | CONN EDGECARD 50POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IP80C88/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IP80C88-2 | 功能描述:微處理器 - MPU CPU 8/16BIT 5V 8MHZ IND RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| IP80C88-2/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IP80C88-2S2064 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IP80C88S2064 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。