參數(shù)資料
型號: IS45S16400C1-7TLA
廠商: INTEGRATED SILICON SOLUTION INC
元件分類: DRAM
英文描述: 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
中文描述: 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 INCH, LEAD FREE, PLASTIC, TSOP2-54
文件頁數(shù): 34/55頁
文件大小: 504K
代理商: IS45S16400C1-7TLA
IS45S16400C1
ISSI
34
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. C
10/25/05
DON'T CARE
CLK
COMMAND
BANK n
BANK m
ADDRESS
DQ
T0
T1
T2
T3
T4
T5
T6
T7
NOP
NOP
NOP
NOP
NOP
NOP
D
IN
a
D
IN
a+1
D
OUT
b
D
OUT
b+1
BANK n,
COL a
BANK m,
COL b
CAS Latency - 3 (BANK m)
t
RP - BANK n
t
RP - BANK m
Precharge
WRITE - AP
BANK n
READ - AP
BANK m
Page Active
WRITE with Burst of 4
Interrupt Burst, Write-Back
t
WR
- BANK n
Precharge
Page Active
READ with Burst of 4
Internal States
DON'T CARE
CLK
COMMAND
BANK n
BANK m
ADDRESS
DQ
T0
T1
T2
T3
T4
T5
T6
T7
NOP
NOP
NOP
NOP
NOP
NOP
COL a
COL b
t
RP - BANK n
RP - BANK m
Write-Back
BANK n
BANK m
Page Active
WRITE with Burst of 4
Interrupt Burst, Write-Back
t
WR
- BANK n
Precharge
Page Active
WRITE with Burst of 4
Internal States
D
IN
a
D
IN
a+1
D
IN
a+2
D
IN
b
D
IN
b+1
D
IN
b+2
D
IN
b+3
WRITE with Auto Precharge
3. Interrupted by a READ (with or without auto precharge):
A READ to bank m will interrupt a WRITE on bank n when
registered, with the data-out appearing
CAS latency
later.
The PRECHARGE to bank n will begin after t
WR
is met,
where t
WR
begins when the READ to bank m is registered.
The last valid
WRITE
to bank n will be data-in registered
one clock prior to the READ to bank m.
4. Interrupted by a WRITE (with or without auto precharge):
A
WRITE
to bank m will interrupt a
WRITE
on bank n when
registered. The PRECHARGE to bank n will begin after
t
WR
is met, where t
WR
begins when the WRITE to bank
m is registered. The last valid data WRITE to bank n will
be data registered one clock prior to a WRITE to bank m.
Fig CAP 3 - WRITE With Auto Precharge interrupted by a READ
Fig CAP 4 - WRITE With Auto Precharge interrupted by a WRITE
相關(guān)PDF資料
PDF描述
IS45S16400C1-7TLA1 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS45S16800B 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
IS45S16800B-7TA 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
IS45S16800B-7TA1 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
IS45S16800B-7TLA 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS45S16400C1-7TLA1 制造商:Integrated Silicon Solution Inc 功能描述:
IS45S16400E 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS45S16400E-6TLA1 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 64M (4Mx16) 166MHz S動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 3.3v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube
IS45S16400E-6TLA1-TR 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 64M (4Mx16) 166MHz S動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 3.3v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube
IS45S16400E-7TLA1 功能描述:動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 64M (4Mx16) 143MHz S動(dòng)態(tài)隨機(jī)存取存儲(chǔ)器 3.3v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲(chǔ)容量:16 MB 最大時(shí)鐘頻率: 訪問時(shí)間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube