- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377553 > IS45S32200C1 (Integrated Silicon Solution, Inc.) 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號： | IS45S32200C1 |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 為512k位× 32位× 4銀行（64兆位）同步動態(tài)RAM |
| 文件頁數(shù)： | 14/59頁 |
| 文件大小： | 622K |
| 代理商： | IS45S32200C1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
IS45S32200C1
ISSI
14
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. B
05/18/06
REGISTER DEFINITION
Mode Register
The mode register is used to define the specific mode of
operation of the SDRAM. This definition includes the
selection of a burst length, a burst type, a CAS\ latency,
an operating mode and a write burst mode, as shown in
MODE REGISTER DEFINITION.
The mode register is programmed via the LOAD MODE
REGISTER command and will retain the stored information
until it is programmed again or the device loses power.
Mode register bits M0-M2 specify the burst length, M3
specifies the type of burst
(sequential or interleaved)
, M4- M6
specify the CAS latency, M7 and M8 specify the operating
mode, M9 specifies the WRITE burst mode, and M10 and
M11 and M12 are reserved for future use.
The mode register must be loaded when all banks are idle,
and the controller must wait the specified time before
initiating the subsequent operation. Violating either of
these requirements will result in unspecified operation.
MODE REGISTER DEFINITION
Latency Mode
M6 M5 M4 CAS Latency
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Reserved
Reserved
2
3
Reserved
Reserved
Reserved
Reserved
Write Burst Mode
M9
0
1
Mode
Burst Write
Single-Bit Write
MRS
M8 M7
0
—
MRS
Mode Register Set
All Other States Reserved
0
—
Burst Type
M3 Type
0
1
Sequential
Interleaved
Burst Length
M2 M1 M0
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
Sequential
1
2
4
8
Reserved
Reserved
Reserved
Full Page
Interleave
1
2
4
8
Reserved
Reserved
Reserved
Reserved
0
1
0
1
0
1
0
1
Address Bus
BA0,1
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
(1)
0
0
(1)
Note:
1. Maintain low during Mode Register Set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS45S32200C1-7BLA1 | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TA1 | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TLA | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TLA1 | 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32400B | 4Meg x 32 128-MBIT SYNCHRONOUS DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS45S32200C1-7BLA1 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TA1 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TLA | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200C1-7TLA1 | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS45S32200E | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。